- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360742 > ICS1531 Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator PDF資料下載
參數(shù)資料
| 型號： | ICS1531 |
| 英文描述： | Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator |
| 中文描述： | 三8位MSPS的的A / D轉(zhuǎn)換器與電源同步時鐘發(fā)生器 |
| 文件頁數(shù)： | 50/76頁 |
| 文件大?。?/td> | 529K |
| 代理商： | ICS1531 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ICS1531 Rev N 12/1/99
December, 1999
50
Chapter 6
Register Set
ICS1531 Data Sheet - Preliminary
Copyright 1999, Integrated Circuit Systems, Inc.
All rights reserved.
6.5.36
Register 34h: R_FINE
The R_FINE Register is the second adjustment for the red channel of the ADC. It is used to fine tune the
top reference used by the ADC. (See also
Section 6.5.33, “Register 31h: R_COARSE”
.)
6.5.37
Register 35h: G_FINE
The G_FINE Register is the second adjustment for the green channel of the ADC. It is used to fine tune the
top reference used by the ADC. (See also
Section 6.5.34, “Register 32h: G_COARSE”
.)
6.5.38
Register 36h: B_FINE
The B_FINE Register is the second adjustment for the blue channel of the ADC. It is used to fine tune the
top reference used by the ADC. (See also
Section 6.5.35, “Register 33h: B_COARSE”
.)
Table 6-35.
R_FINE Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
34:7-
34:0
R_Fine_ADJ
[7-0]
Red Fine Adjust [7-0].
These bits adjust the amount of voltage to the top reference of
the red channel of the ADC.
0 = Lowest-voltage value
255 = Highest-voltage value
R/W
–
20
Table 6-36.
G_FINE Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
35:7-
35:0
G_Fine_ADJ
[7-0]
Green Fine Adjust [7-0].
These bits adjust the amount of voltage to the top reference of
the green channel of the ADC.
0 = Lowest-voltage value
255 = Highest-voltage value
R/W
–
20
Table 6-37.
B_FINE Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
36:7-
36:0
B_Fine_ADJ
[7-0]
Blue Fine Adjust [7-0].
These bits adjust the amount of voltage to the top reference of
the blue channel of the ADC.
0 = Lowest-voltage value
255 = Highest-voltage value
R/W
–
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1560M-001 | Video/Graphics Clock Generator |
| ICS1560M-003 | Video/Graphics Clock Generator |
| ICS1560N-001 | Video/Graphics Clock Generator |
| ICS1560N-003 | Video/Graphics Clock Generator |
| ICS1561AM-706 | Video/Graphics Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1532 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:110 MHZ TRIPLE 8-BIT ADC WITH CLOCK GENERATOR |
| ICS1560M-001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560M-003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560N-001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1560N-003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。