參數(shù)資料
型號(hào): HYB25D512400BE-6
廠商: INFINEON TECHNOLOGIES AG
英文描述: 512Mbit Double Data Rate SDRAM
中文描述: 512MB的雙倍數(shù)據(jù)速率SDRAM
文件頁(yè)數(shù): 59/90頁(yè)
文件大?。?/td> 3191K
代理商: HYB25D512400BE-6
Data Sheet
59
Rev. 1.2, 2004-06
HYB25D512[40/16/80]0B[E/F/C/T]
512Mbit Double Data Rate SDRAM
Functional Description
3.5.6
DDR SDRAM Input clock frequency cannot be changed during normal operation. Clock frequency change is only
permitted during Self Refresh or during Power Down. In the latter case the following conditions must be met:
DDR SDRAM must be in pre charged mode with CKE at logic Low level. After a minimum of 2 clocks after CKE
goes LOW, the clock frequency may change to any frequency between minimum and maximum operating
frequeny specified for the particular speed grade. During an input clock frequency change, CKE must be held
LOW. Once the input clock frequency is changed, a stable clock must be provided to DRAM before pre charge
power down mode may be exited. The DLL must be RESET via EMRS after pre charge power down exit. An
additional MRS command may need to be issued to appropriately set CL etc.. After the DLL relock time, the DRAM
is ready to operate with the new clock frequency.
Input Clock Frequency Change
Figure 32
Clock frequency change in pre charge power down mode
7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads
or Writes with Auto Precharge disabled.
8) Requires appropriate DM masking.
9)
Concurrent Auto Precharge:
This device supports “Concurrent Auto Precharge”. When a read with auto precharge or a write with auto precharge is
enabled any command may follow to the other banks as long as that command does not interrupt the read or write data
transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The
minimum delay from a read or write command with auto precharge enable, to a command to a different banks is
summarized in
Table 13
.
10) A Write command may be applied after the completion of data output.
Table 13
From Command
Truth Table 5: Concurrent Auto Precharge
To Command (different bank)
Minimum Delay with Concurrent
Auto Precharge Support
1 + (BL/2) + RU(
t
WTR
/
t
CK
)
1)
BL/2
1
BL/2
RU(CL)
1)
+ BL/2
1
Unit
WRITE w/AP
Read or Read w/AP
Write to Write w/AP
Precharge or Activate
Read or Read w/AP
Write or Write w/AP
Precharge or Activate
1) RU means rounded to the next integer
t
CK
t
CK
t
CK
t
CK
t
CK
t
CK
Read w/AP
$%
&
&
&
&
&#
&#'
&(
&('
)
&*
&('
&('
&('
+
+
+
&
+
+
,-./0
/1/%2%!!3.$345
6782/670!"79$6
3:-1;/1;!9678271$(
6782713(!:-1;7
+33265!:767
)<
.$345
)-".7!17=!3.$34!"79$6!>$=76
0$=1!7#/)
相關(guān)PDF資料
PDF描述
HYB25D512800BE-6 512Mbit Double Data Rate SDRAM
HYB25D512160BE-6 512Mbit Double Data Rate SDRAM
HYB25D512400BE-7 512Mbit Double Data Rate SDRAM
HYB25D512160TE-3 122 x 32 pixel format, LED Backlight available
HYB25L128160AC-75 128-MBIT SYNCHRONOUS LOW-POWER DRAM IN CHIPSIZE PACKAGES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB25D512400BR-7 制造商:Infineon Technologies AG 功能描述:128M X 4 DDR DRAM MODULE, P66 Pin Plastic SMT
HYB25D512400CE-5 制造商:Infineon Technologies AG 功能描述:
HYB25D512800CE-5 功能描述:IC DDR SDRAM 512MBIT 66TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁(yè)面:1449 (CN2011-ZH PDF)
HYB25D512800CE-6 功能描述:IC DDR SDRAM 512MBIT 66TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁(yè)面:1449 (CN2011-ZH PDF)
HYB25DC512160CE-5 制造商:Infineon Technologies AG 功能描述: 制造商:QIMONDA 功能描述: