- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367357 > HYB25D128800T-7 ?128Mb (16Mx8) DDR 266A (2-3-3)? PDF資料下載
參數(shù)資料
| 型號： | HYB25D128800T-7 |
| 英文描述： | ?128Mb (16Mx8) DDR 266A (2-3-3)? |
| 中文描述： | ？128Mb的（16Mx8復(fù)員266A章）（2-3-3）？ |
| 文件頁數(shù)： | 11/76頁 |
| 文件大?。?/td> | 1218K |
| 代理商： | HYB25D128800T-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2002-05-06
Page 11 of 76
HYB25D128400/800/160AT(L)
128-Mbit Double Data Rate SDRAM
Notes:
1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the
block.
2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within
the block.
3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access
within the block.
4.
W
henever a boundary of the block is reached within a given sequence above, the following access wraps
within the block.
Burst Type
the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst
length, the burst type and the starting column address, as shown in
Burst Definition
on page 11.
Read Latency
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command
and the availability of the first burst of output data. The latency can be programmed 2, 2.5 or 3 clocks.
If a Read command is registered at clock edge n, and the latency is
m
clocks, the data is available nominally
coincident with clock edge
n +
m.
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
Burst Definition
Burst Length
Starting Column Address
Order of Accesses
W
ithin a Burst
A2
A1
A0
Type = Sequential
Type = Interleaved
2
0
0-1
0-1
1
1-0
1-0
4
0
0
0-1-2-3
0-1-2-3
0
1
1-2-3-0
1-0-3-2
1
0
2-3-0-1
2-3-0-1
1
1
3-0-1-2
3-2-1-0
8
0
0
0
0-1-2-3-4-5-6-7
0-1-2-3-4-5-6-7
0
0
1
1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0
1
0
2-3-4-5-6-7-0-1
2-3-0-1-6-7-4-5
0
1
1
3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1
0
0
4-5-6-7-0-1-2-3
4-5-6-7-0-1-2-3
1
0
1
5-6-7-0-1-2-3-4
5-4-7-6-1-0-3-2
1
1
0
6-7-0-1-2-3-4-5
6-7-4-5-2-3-0-1
1
1
1
7-0-1-2-3-4-5-6
7-6-5-4-3-2-1-0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128800T-7.5 | ?128Mb (16Mx8) DDR 266B (2.5-3-3)? |
| HYB25D256160BT-8 | ?256Mbit (16Mx16) DDR200 (2-2-2)? |
| HYB25D256400AT-7 | ?256Mbit (64Mx4) DDR266A (2-3-3)? |
| HYB25D256400AT-7.5 | DDR Synchronous DRAM |
| HYB25D256400AT-8 | ?256Mbit (64Mx4) DDR 200 (2-2-2) End-of-Life? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128800T-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?128Mb (16Mx8) DDR 266B (2.5-3-3)? |
| HYB25D128800TC-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128800TC-37 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128800TC-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D128800TC-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。