參數(shù)資料
型號(hào): HYB18T512800AF-5
廠商: INFINEON TECHNOLOGIES AG
英文描述: 512-Mbit Double-Data-Rate-Two SDRAM
中文描述: 512兆雙數(shù)據(jù)速率2內(nèi)存
文件頁(yè)數(shù): 69/96頁(yè)
文件大小: 1571K
代理商: HYB18T512800AF-5
HYB18T512[400/800/160]A[C/F]–[3.7/5]
512-Mbit Double-Data-Rate-Two SDRAM
AC & DC Operating Conditions
Data Sheet
69
Rev. 1.13, 2004-05
09112003-SDM9-IQ3P
5.2
DC & AC Logic Input Levels
DDR2 SDRAM pin timing are specified for either single
ended or differential mode depending on the setting of
the EMRS(1) “Enable DQS” mode bit; timing
advantages of differential mode are realized in system
design. The method by which the DDR2 SDRAM pin
timing are measured is mode dependent. In single
ended mode, timing relationships are measured
relative to the rising or falling edges of DQS crossing at
V
REF
. In differential mode, these timing relationships
are measured relative to the crosspoint of DQS and its
complement, DQS. This distinction in timing methods is
verified by design and characterization but not subject
to production test. In single ended mode, the DQS (and
RDQS) signals are internally disabled and don’t care.
Figure 63
Single-ended AC Input Test Conditions Diagram
Table 24
Symbol
V
IH(dc)
V
IL(dc)
V
IH(ac)
V
IL(ac)
Single-ended DC & AC Logic Input Levels
Parameter
DC input logic high
DC input low
AC input logic high
AC input low
Min.
V
REF
+ 0.125
–0.3
V
REF
+ 0.250
Max.
V
DDQ
+ 0.3
V
REF
– 0.125
V
REF
– 0.250
Units
V
V
V
V
Table 25
Symbol
V
REF
V
SWING(max)
SLEW
Single-ended AC Input Test Conditions
Condition
Input reference voltage
Input signal maximum peak to peak swing
Input signal minimum slew rate
Value
0.5
x
V
DDQ
1.0
1.0
Units
V
V
V / ns
Notes
1)2)
1) This timing and slew rate definition is valid for all single-ended signals except
t
IS
,
t
IH
,
t
DS
,
t
DH
.
2) Input waveform timing is referenced to the input signal crossing through the
V
REF
level applied to the device under test.
3) The input signal minimum slew rate is to be maintained over the range from
V
IL(dc)max
to
V
IH(ac)min
for rising edges and the
range from
V
IH(dc)min
to
V
IL(ac)max
for falling edges as shown in
Figure 63
4) AC timings are referenced with input waveforms switching from
V
IL(ac)
to
V
IH(ac)
on the positive transitions and
V
IH(ac)
to
V
IL(ac
on the negative transitions.
1)2)
3)4)
1.
V
DDQ
V
IH(ac)
min
V
IH(dc)
min
V
REF
V
IL(dc)
max
V
IL(ac)
max
V
SS
V
SWING(MAX)
delta TR
delta TF
Start of Falling Edge Input Timing
Start of Rising Edge Input Timing
V
IH(dc)
min - V
IL(ac)
max
delta TF
Falling Slew =
Rising Slew =V
IH(ac)
min - V
IL(dc)
max
delta TR
相關(guān)PDF資料
PDF描述
HYB25D128160CE-5 128 Mbit Double Data Rate SDRAM
HYB25D128400CE-6 128 Mbit Double Data Rate SDRAM
HYB25D128800CE-6 128 Mbit Double Data Rate SDRAM
HYB25D128160CE-6 128 Mbit Double Data Rate SDRAM
HYB25D128160TE-3 122 x 32 pixel format, LED Backlight available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB18T512800BF-2.5 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁(yè)面:1449 (CN2011-ZH PDF)
HYB18T512800BF-3.7 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN(2x3) 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF)
HYB18T512800BF-3S 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
HYB25D128160AT-6 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM
HYB25D128160AT7 制造商:INFINEON 功能描述:New