- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385432 > HYB18H256321BF-14 (QIMONDA AG) 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM PDF資料下載
參數(shù)資料
| 型號： | HYB18H256321BF-14 |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 256-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM |
| 中文描述： | 8M X 32 SYNCHRONOUS GRAPHICS RAM MODULE, 0.25 ns, PBGA136 |
| 封裝： | GREEN, PLASTIC, TFBGA-136 |
| 文件頁數(shù)： | 24/41頁 |
| 文件大?。?/td> | 1302K |
| 代理商： | HYB18H256321BF-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
HYB18H256321BF
256-Mbit GDDR3
Internet Data Sheet
Rev. 0.80, 2007-09
09132007-07EM-7OYI
24
4.3
DC & AC Logic Input Levels
TABLE 11
DC & AC Logic Input Levels (0 °C
≤
T
c
≤
85 °C)
Power Supply Voltage
Power Supply Voltage for I/O Buffer
Reference Voltage
Output Low Voltage
Input leakage current
CLK Input leakage current
Output leakage current
1)
V
DDQ
tracks with
V
DD
. AC parameters are measured with
V
DD
and
V
DDQ
tied together.
2) HYB18H256321BF–11/12/14
3) HYB18H256321BF–10
4)
V
REF
is expected to equal 70% of
V
for the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise
on
V
REF
may not exceed ±2%
V
REF
(DC). Thus, from 70% of
V
DDQ
,
V
REF
is allowed ± 19mV for DC error and an additional ± 27mV for AC
noise.
5)
I
IL
and
I
OL
are measured with ODT disabled.
V
DD
,
V
DDA
V
DDQ
V
REF
V
OL(DC)
I
IL
I
ILC
I
OL
1.7
1.7
0.69*
V
DDQ
—
–5.0
–5.0
–5.0
1.8
1.8
—
—
—
—
—
1.9
1.9
0.71*
V
DDQ
0.8
+5.0
+5.0
+5.0
V
V
V
V
μΑ
μΑ
μΑ
1)3)
1)3)
4)
5)
5)
Parameter
Symbol
Limit Values
Unit
Note
Min.
Max.
Input logic high voltage, DC
Input logic low voltage, DC
Input logic high voltage, AC
Input logic low voltage, AC
Input logic high, DC, RESET pin
Input logic low, DC, RESET pin
Input Logic High, DC, MF pin
Input Logic Low,DC, MF pin
V
IH
(DC)
V
IL
(DC)
V
IH
(AC)
V
IL
(AC)
V
IHR
(DC)
V
ILR
(DC)
V
IHMF
(DC)
V
ILMF
(DC)
V
REF
+ 0.15
—
V
REF
+ 0.25
—
0.65
×
V
DDQ
-0.3
V
DD
–0.3
—
V
REF
-0.15
—
V
REF
- 0.25
V
DDQ
+ 0.3
0.35
×
V
DDQ
V
DD
+ 0.3
0
V
V
V
V
V
V
V
V
1)
1) The DC values define where the input slew rate requirements are imposed, and the input signal must not violate these levels in order to
maintain a valid level.
2) Input slew rate = 3 V/ns. If the input slew rate is less than 3 V/ns, input timing may be compromised. All slew rates are measured between
V
IL
(DC) and
V
IH
(DC).
3)
V
overshoot:
V
(max) =
V
+0.5V for a pulse width
≤
500ps and the pulse width cannot be greater than 1/3 of the cycle rate.
V
IL
undershoot:
V
IL
(min) = 0 V for a pulse width
≤
500ps and the pulse width cannot be greater than 1/3 of the cycle rate.
4) The MF pin must be hard-wired on board to either
V
DD
or
V
SS
.
1)
2)3)
2)3)
4)
Parameter
Symbol
Limit Values
Unit
Note
Min.
Typ.
Max.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18H512321BF | 512-Mbit GDDR3 Graphics RAM |
| HYB18L128160BF | DRAMs for Mobile Applications 128-Mbit Mobile-RAM |
| HYB18L256160B | DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYMP112S64LMP8-C4 | DDR2 SDRAM SO-DIMM |
| HYMP112S64LMP8-C5 | DDR2 SDRAM SO-DIMM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18H512321BF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:512-Mbit GDDR3 Graphics RAM |
| HYB18H512321BF-08/10 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:512-Mbit GDDR3 Graphics RAM |
| HYB18H512321BF-11/12/14 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:512-Mbit GDDR3 Graphics RAM |
| HYB18L128160BC-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 128-Mbit Mobile-RAM |
| HYB18L128160BC-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DRAMs for Mobile Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。