- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50307 (Intersil Corporation) Burst QPSK Modulator(混合信號QPSK調(diào)制器) PDF資料下載
參數(shù)資料
| 型號： | HSP50307 |
| 廠商： | Intersil Corporation |
| 英文描述： | Burst QPSK Modulator(混合信號QPSK調(diào)制器) |
| 中文描述： | 突發(fā)QPSK調(diào)制器（混合信號的QPSK調(diào)制器） |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 59K |
| 代理商： | HSP50307 |
4
Control Interface
The QPSK modulator is configured via a serial three wire
interface. When C_EN is high, 23 bits are shifted in at the
CDATA pin on the falling edge of CCLK. Figure 3 shows the
timing diagram for loading the serial configuration data.
Table 1 describes the 23-bit serial configuration data. See
the Synthesizer Section for more details on the frequency
control bits.
Synthesizer
The
modulating the baseband data to RF. The carrier frequency
is phase locked to the reference clock (RCLK). The carrier
frequency, F
C
, has a frequency range of 8MHz to 15MHz
with a resolution of 32kHz. Equation 1 gives the relationship
between F
C
and the frequency of RCLK and the frequency
control bits, M and A.
synthesizer
generates
the
quadrature
LO’s
for
where F
REF
equals the frequency of RCLK. Also, M and A
can be determined by
“A” ranges from 0 to 5 and “M” ranges from 41 to 103. A and
M are programmed via control bits D0-D2 and D3-D9,
respectively. Values outside these ranges are invalid.
I/Q Generator
The I/Q Generator Section demultiplexes and time aligns the
256 KBPS input data into two data streams, I and Q. The
first data bit following the assertion of the TX_EN signal is
the I data of the first I/Q pair. Each I/Q pair determines the
phase angle of the QPSK transmission signal. The relation-
ship between I/Q pairs and phase angles is shown in
Table 2. Since the QPSK encoding requires a pair of I and Q
information to transmit one symbol, an even number of data
bits must be provided for each burst.
TABLE 1. 23-BIT SERIAL DATA CONTROL INTERFACE
DESCRIPTION
BIT
POSITION
FUNCTION
DESCRIPTION
D0-D2
(Note)
Synthesizer
Control Bits
Pre-scaler control register.
A = (0 to 5), D2 is the MSB.
D3-D9
Synthesizer
Control Bits
Feedback Counter Control Register.
M = (41 to 103) D9 is the MSB.
D10
Synthesizer
Enable
Active high. This bit activates chip bias
networks for normal operation. D10 = 0
places part in low power mode.
D11
ChargePump
Current
Control
D11 = 0 sets charge pump current to
500
μ
A.
D11 = 1 sets charge pump current to
1mA.
D12
Three-State
Control
D12 = 0 three-states the charge pump
output when a pump up and down
command
occur
D12 = 1 disables three-state.
simultaneously.
D13-D18
Attenuation
Control
Controls output power level. The bina-
ry value of the register corresponds to
an attenuation amount. For example,
000100 corresponds to 4dB attenua-
tion from the maximum 62dBmV level.
D18 is the MSB.
D19-D21
Reserved
Used for test/diagnostic purposes.
Set to 000.
D22
DSP Shut
Down
Test mode; D22 = 0 sets the burst
QPSK modulator in normal mode.
D22 = 1 disables the digital filter.
NOTE: D0 is the first bit shifted into the part.
TABLE 2. QPSK ENCODING
I
Q
PHASE
0
0
45
o
0
1
135
o
1
0
-45
o
1
1
-135
o
F
C
=6 M
1
+
64
)
A
+
F
REF
,
(EQ. 1)
M
A
6
---
+
6
------
F
REF
--------------
1.
–
=
(EQ. 2)
HSP50307
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50415VI | CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX |
| HSP50415EVAL1 | HSP50415EVAL1 Evaluation Kit |
| HSP9501 | Programmable Data Buffer(可編程數(shù)據(jù)緩沖器) |
| HSP9520 | Multilevel Pipeline Registers |
| HSP9520CP | Multilevel Pipeline Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50307_00 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Burst QPSK Modulator |
| HSP50307EVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:2.0GHz to 2.7GHz DownConverter |
| HSP50307SC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP5036SC-27 | 制造商:Harris Corporation 功能描述: |
| HSP50415 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wideband Programmable Modulator (WPM) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。