- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50307 (Intersil Corporation) Burst QPSK Modulator(混合信號QPSK調(diào)制器) PDF資料下載
參數(shù)資料
| 型號： | HSP50307 |
| 廠商： | Intersil Corporation |
| 英文描述： | Burst QPSK Modulator(混合信號QPSK調(diào)制器) |
| 中文描述： | 突發(fā)QPSK調(diào)制器（混合信號的QPSK調(diào)制器） |
| 文件頁數(shù)： | 2/9頁 |
| 文件大?。?/td> | 59K |
| 代理商： | HSP50307 |
2
Pinout
28 LEAD SOIC
TOP VIEW
MCLK
TXCLK
TX_EN
TX_DATA
RESET
DGND
AVCC
AGND
IBBOUT
QBBOUT
QBBIN
IBBIN
DAC_REF
VCM_REF
CCLK
C_EN
DVCC
RCLK
AGND
VCO_IN
AVCC
MOD_OUT-
MOD_OUT+
AVDD
AGND
CDATA
PD_OUT
VCO_SET
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Pin Description
SYMBOL
TYPE
DESCRIPTION
MCLK
I
Master clock input (25.6MHz). (D)
TXCLK
O
PSK data clock (256kHz) for PSK_DATA_IN. (D)
TX_EN
I
Transmit Enable. When high, the modulator output is enabled. This pin should be high for the entire burst. The signal is
extended internally until data has fully exited the part before turning off for spurious free turn on and turn off. (D)
TX_DATA
I
256 KBPS serial data input. (D)
RESET
I
Digital Reset Pin (active low). The part is reset immediately on assertion of the reset pin. The output of the part is
disabled on the assertion of reset. The part will come out of reset 2 master clock periods after the reset is de-
asserted. Reprogramming (see Control Interface Section) is needed after deassertion of reset for proper opera-
tion. (D)
DGND
I
Negative supply for the digital filters and control. (P)
AVCC
I
Positive supply for the quadrature modulator. AVCC should be tied to +5V analog. (P)
AGND
I
Negative supply for the quadrature modulator. AGND is tied to GND. (P)
IBBOUT
O
I baseband filtered output. (A)
QBBOUT
O
Q baseband filtered output. (A)
QBBIN
I
Q baseband modulator input. (A)
IBBIN
I
I baseband modulator input. (A)
DAC_REF
O
D/A reference node. A 0.1
μ
F capacitor to ground is suggested. (A)
VCM_REF
O
Modulator common mode reference node. A 0.1
μ
F capacitor to ground is suggested. (A)
AGND
I
Negative supply for the cable interface. (P)
AVDD
I
Positive supply for the cable interface (+9V analog). (P)
MOD_OUT+
O
Positive output drive pin for the cable interface. (A)
MOD_OUT-
O
Negative output drive pin for the cable interface. (A)
HSP50307
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50415VI | CABLE ASSEMBLY; 75 OHM TNC MALE TO 75 OHM TNC MALE; 75 OHM, RG6A/U COAX |
| HSP50415EVAL1 | HSP50415EVAL1 Evaluation Kit |
| HSP9501 | Programmable Data Buffer(可編程數(shù)據(jù)緩沖器) |
| HSP9520 | Multilevel Pipeline Registers |
| HSP9520CP | Multilevel Pipeline Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50307_00 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Burst QPSK Modulator |
| HSP50307EVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:2.0GHz to 2.7GHz DownConverter |
| HSP50307SC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP5036SC-27 | 制造商:Harris Corporation 功能描述: |
| HSP50415 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Wideband Programmable Modulator (WPM) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。