參數(shù)資料
型號(hào)： HMP8117CN
廠商： INTERSIL CORP
元件分類(lèi)： 顏色信號(hào)轉(zhuǎn)換
英文描述： NTSC/PAL Video Decoder
中文描述： COLOR SIGNAL DECODER, PDSO80
封裝： PLASTIC, MS-022GB-1, MQFP-80
文件頁(yè)數(shù)： 12/45頁(yè)
文件大小： 269K
代理商： HMP8117CN
12
Pixel Output Port
Pixel data is output via the P0-P15 pins. Refer to Table 4 for
the output pin definition as a function of the output mode.
Refer to the section “CYCLE SLIPPING AND REAL-TIME
PIXEL JITTER” for PLL and interface considerations.
8-Bit YCbCr Output
Each YCbCr data byte is output following each rising edge of
CLK2. The YCbCr data is multiplexed as [Cb Y Cr Y
′
Cb Y Cr
Y
′
...], with the first active data each scan line containing Cb
data. The pixel output timing is shown in Figures 8 and 9.
BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD
are output following the rising edge of CLK2. When BLANK
is asserted and VBIVALID is deasserted, the YCbCr outputs
have a value of 16 for Y and 128 for Cb and Cr. The behavior
of the DVALID output is determined by bit 4 (DVLD_LTC) of
the GENLOCK CONTROL register 04
H
.
16-Bit YCbCr, 15-Bit RGB, or 16-RGB Output
For 16-bit YCbCr, 15-bit RGB data, or 16-bit RGB output
modes, the data is output following the rising edge of CLK2
with DVALID asserted. Either linear or gamma-corrected
RGB data may be output. The pixel output timing is shown in
Figures 10 to 13.
BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD
are output following the rising edge of CLK2. When BLANK
is asserted and VBIVALID is deasserted, the YCbCr outputs
have a value of 16 for Y and 128 for Cb and Cr; the RGB
outputs have a value of 0.
The behavior of the DVALID output is determined by bit 4
(DVLD_LTC) and bit 5 (DLVD_DCYC) of the GENLOCK
CONTROL register 04
H
.
NOTE:
5. Y
0
is the first active luminance pixel data of a line. Cb
0
and Cr
0
are first active chrominance pixel data in a line. Cb and Cr will alternate every
cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values are forced to blanking levels.
FIGURE 8. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD_LTC = 0)
CLK
DVALID
P[15-8]
t
DVLD
Cb
0
Y
0
Cr
0
Cb
2
Y
2
Cr
2
Y
1
Y
3
Cb
4
Y
4
BLANK
CLK
DVALID
P[15-8]
t
DVLD
Cb
0
Y
0
Cr
0
Cb
2
Y
2
Cr
2
Y
1
Y
3
Cb
4
NOTES:
6. Y
0
is the first active luminance pixel data of a line. Cb
0
and Cr
0
are first active chrominance pixel data in a line. Cb and Cr will alternate every
cycle due to the 4:2:2 subsampling. Pixel data is not output during the blanking period, but the values are forced to blanking levels.
7. When DVLD_LTC is set to 1, the polarity of DVALID needs to be set to active low, otherwise DVALID will stay low during active video and be
gated with the clock only during the blanking interval.
FIGURE 9. OUTPUT TIMING FOR 8-BIT YCbCr MODE (DVLD_LTC = 1)
Y
4
BLANK
HMP8117
相關(guān)PDF資料
PDF描述
HMP8154 NTSC/PAL Encoders
HMP8154CN NTSC/PAL Encoders
HMP8156A NTSC/PAL Encoders
HMP8154EVAL1 NTSC/PAL Encoders
HMP8190 NTSC/PAL Video Encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HMP8117CN96 制造商:Rochester Electronics LLC 功能描述:- Bulk
HMP8117CNZ 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 W/ANNEAL 80PQFP 0+70 DECODER W/MA RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
HMP8154 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoders
HMP8154_05 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Encoders
HMP8154CN 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*