- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384421 > HIP5061DS (INTERSIL CORP) FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號(hào)： | HIP5061DS |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | 12 A SWITCHING REGULATOR, 290 kHz SWITCHING FREQ-MAX, PZFM7 |
| 封裝： | STAGGERED GULL WING, TO-220, SIP-7 |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 158K |
| 代理商： | HIP5061DS |
7-69
HIP5061
where P
O,MIN
has been arbitrarily chosen as 5.6W, corre-
sponding to an output current of 0.2A, and V
D
is the forward
voltage of CR1. Thus, for L2 > 39
μ
H, the converter will be in
CCM for V
I
= 11V to 16V and I
L
= 0.2A to 1.8A.
A second factor influencing the selection of L2 is the stability
requirement for current-mode control. Using the above
equation for L
MIN
for the Boost converter:
Thus, L2 must be at least 19
μ
H to ensure good stability of
the current loop, and a choice of L2 = 40
μ
H satisfies this
requirement, while maintaining CCM operation over an
extremely wide load range.
The chosen core material for L2 is Kool Mu ferrous alloy pow-
der from Magnetics, Inc. This material was chosen because of
its relatively low cost, while its losses due to AC flux are five to
ten times less than conventional powdered iron.
Loop Compensation
The control to output transfer function for this current-mode
boost converter has the following characteristics over the
specified load and line conditions:
L
,
–
+
,
-----------------------------------------------------
>
–
2
0.45
×
10
A
S
×
--------------------------------------------------------
19
μ
H
=
=
D.C. Gain: 20dB-40dB
Pole at 88Hz-880Hz
LHP Zero at 1MHz
RHP Zero at 11.0kHz-110kHz
Double Pole at 80kHz (from filter)
To stabilize the voltage loop, it is necessary to establish the
unity gain crossover frequency well below the RHP zero, since
this zero introduces positive gain and negative phase. A cross-
over of 4kHz is fairly conservative, and is achieved by adding a
1
μ
F capacitor at the VC pin, which provides near infinite DC
gain, and about -5dB of gain at 4kHz. This results in a phase
margin of about 15
o
at full load. Note that R4 is required for
proper operation of the transconductance amplifier, since it is
providing bias current for the output stage as discussed under
Using the Transconductance Error Amplifier section.
Output Filter Design
Inductor L3 was chosen with C11 to provide at least 15dB of
ripple attenuation at the switching frequency. The corner fre-
quency (80kHz) of this filter is well above the crossover fre-
quency of the voltage loop (4kHz), and has no effect on
stability. This secondary LC filter was used to reduce output
ripple instead of a lower-cost, high-value, low ESR alumi-
num electrolytic capacitor to demonstrate the reduction in
volume possible at this switching frequency. A lower cost
solution could achieve the same output ripple by replacing
C9,10,12 and L3 with one or two large capacitors (e.g.,
FIGURE 38. HIP5061 50W, 28V BOOST REGULATOR SCHEMATIC AND PARTS LIST
INPUT
DRAIN
GND
TAB
V
C
FB
V
G
HIP5061
(SOURCE)
V
DD
RA
2.21K, 1%
6.8
μ
F,
50V
CR1
C1
2
C3
1
μ
F,
50V
C4
C9
R1
R2
R4
100K
R5
20
, 1W
10
, 1/4W
GATE DRIVERS,
CONTROL CIRCUITRY
AND LOGIC
L2, 40
μ
H
10K,
1%
C11
1
μ
F,
50V
L3, 4
μ
H
OUTPUT
28VDC
0A - 1.8A
μ
F,
50V
1
μ
F,
50V
1
μ
F,
50V
11VDC - 16VDC
C13
1nF,
100V
R11
47
1
3
5
6
7
OPTIONAL
FILTER
47
μ
F,
50V
C5
7.5
, 1/2W
6.8
μ
F,
50V
C10
PARTS LIST
RA
R1
R2
R4
R5
R11 7.5
, 1/2W, Carbon - Allen Bradley EB75G5
20
, 1W, Wirebound - Dale RWR81S20R0FR or Equivalent
10K, 1%
2.2K, 1%
100K, 1/4W
10
, 1/4W
C1, C3, C4 and C11 1
μ
F, 50V, Ceramic - Murata Erie RPE113X7R105050V
C5 and C12
47
μ
F, 50V, Alum - United Chemicon 515D476M050
C9 and C10
6.8
μ
F, 50V, Ceramin - Mallory M60u6r8M50
C13
1nF, 100V, Ceramin - Kemet C322C102K1G5CA
CR1
Schottky Diode - Motorola MBRD360
L2
40
μ
H at 5A, Pulse Engineering PE - 53571
L3
4
μ
H at 5.5A, Pulse Engineering PE - 53570
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HIP5062 | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP5062DW | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP5062DY | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP5063 | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP5063DW | FPGA 1000000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HIP5061DS WAF | 制造商:Harris Corporation 功能描述: |
| HIP5062 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Control IC Single Chip Dual Switching Power Supply |
| HIP5062DW | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Control IC Single Chip Dual Switching Power Supply |
| HIP5062DY | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Control IC Single Chip Dual Switching Power Supply |
| HIP5063 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Control IC Single Chip Power Supply |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。