- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385376 > HFA3861BIN96 (INTERSIL CORP) Direct Sequence Spread Spectrum Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | HFA3861BIN96 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, PLASTIC, MS-026ACD, TQFP-64 |
| 文件頁數(shù)： | 33/36頁 |
| 文件大?。?/td> | 733K |
| 代理商： | HFA3861BIN96 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁
33
TX_CLK to TX_PE Inactive (11Mbps)
t
PEH
t
RI
t
ME
t
RLP
t
RCP
t
RCD
t
RDD
t
RD1
t
RD1
t
RDS
t
REH
t
REH
t
REH
t
REH
t
RD2
t
RD3
0
65
ns (Notes 9, 20)
TX_RDY Inactive to Last Chip of MPDU Out
-20
800
ns
TXD Modulation Extension
2
-
μ
s (Notes 9, 13)
RX_PE Inactive Width
70
-
ns (Notes 9, 14)
RX_CLK Period (11Mbps Mode)
90
-
ns
RX_CLK Width Hi or Low (11Mbps Mode)
44
-
ns
RX_CLK to RXD
25
60
ns
MD_RDY to 1st RX_CLK
940
-
ns (Notes 9, 17)
RXD to 1st RX_CLK
940
-
ns
Setup RXD to RX_CLK
31
-
ns
RX_CLK to RX_PE Inactive (1Mbps)
0
925
ns (Notes 9, 15)
RX_CLK to RX_PE Inactive (2Mbps)
0
380
ns (Notes 9, 15)
RX_CLK to RX_PE Inactive (5.5Mbps)
0
140
ns (Notes 9, 15)
RX_CLK to RX_PE Inactive (11Mbps)
0
50
ns (Notes 9, 15)
RX_PE inactive to MD_RDY Inactive
5
30
ns (Note 16)
Last Chip of SFD in to MD_RDY Active
2.77
2.86
μ
s (Notes 9, 17)
RX Delay
2.77
2.86
μ
s (Notes 9, 18)
RESET Width Active
t
RPW
t
CCA
t
CCA
t
SCP
t
SCW
t
SCS
t
SCH
t
SCD
t
SCED
t
D2
50
-
ns (Notes 9, 19)
RX_PE to CCA Valid
-
16
μ
s (Note 9)
RX_PE to RSSI Valid
-
16
μ
s (Note 9)
SCLK Clock Period
90
-
ns
SCLK Width Hi or Low
20
-
ns
Setup to SCLK + Edge (SD, SDI, R/W, CS)
30
-
ns
Hold Time from SCLK + Edge (SD, SDI, R/W, CS)
0
-
ns
SD Out Delay from SCLK + Edge
-
30
ns
SD Out Enable/Disable from R/W
-
15
ns (Note 9)
TEST 0-7, CCA, ANTSEL, TEST_CK from MCLK
-
40
ns
NOTES:
8. AC tests performed with C
L
= 40pF, I
OL
= 2mA, and I
OH
= -1mA. Input reference level all inputs V
CC
/2. Test V
IH
= V
CC
, V
IL
= 0V;
V
OH
= V
OL
= V
CC
/2.
9. Not tested, but characterized at initial design and at major process/design changes.
10. Measured from V
IL
to V
IH
.
11. I
OUT
/Q
OUT
are modulated before first valid chip of preamble is output to provide ramp up time for RF/IF circuits.
12. TX_PE must be inactive before going active to generate a new packet.
13. I
OUT
/Q
OUT
are modulated after last chip of valid data to provide ramp down time for RF/IF circuits.
14. RX_PE must be inactive at least 3 MCLKs before going active to start a new CCA or acquisition.
15. RX_PE active to inactive delay to prevent next RX_CLK.
16. Assumes RX_PE inactive after last RX_CLK.
17. MD_RDY programmed to go active after SFD detect. (Measured from I
IN
, Q
IN
.)
18. MD_RDY programmed to go active at MPDU start. Measured from first chip of first MPDU symbol at I
IN
, Q
IN
to MD_RDY active.
19. Minimum time to insure Reset. RESET must be followed by an RX_PE pulse to insure proper operation. This pulse should not be used for first
receive or acquisition.
20. Delay from TXCLK to inactive edge of TXPE to prevent next TXCLK. Because TXPE asynchronously stops TXCLK, TXPE going inactive within
40ns of TXCLK will cause TXCLK minimum hi time to be less than 40ns.
AC Electrical Specifications
V
CC
= 3.0V to 3.3V
±
10%, T
A
= -40
o
C to 85
o
C (Note 8)
(Continued)
PARAMETER
SYMBOL
MCLK = 44MHz
UNITS
MIN
MAX
HFA3861B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HFA3925IA | null2.4GHz - 2.5GHz 250mW Power Amplifier |
| HFA3925IA96 | null2.4GHz - 2.5GHz 250mW Power Amplifier |
| HFA50PA60C | RxxP2xx Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 15V; Power: 2W; EN 60950 certified, rated for 250VAC; UL-60950-1 / CSA C22.2 certified; 5.2kVDC Isolation for 1 Minute; Optional Continuous Short Circuit Protected; Wide Operating Temperature Range atfull 2 Watts Load, ?40??C to +85??C; Twin Chamber Transformer System; UL94V-0 Package Material; Efficiency to 80% |
| HFB50PA60C | Ultrafast, Soft Recovery Diode |
| HFA5250 | 500MHz, Ultra High Speed Monolithic Pin Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HFA3861IV | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861IV96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3863IN96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。