- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1526 Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit PDF資料下載
參數(shù)資料
| 型號： | HDMP-1526 |
| 英文描述： | Transistor Diode Kit;Contents Of Kit:Transistor/Diode Kit |
| 中文描述： | 光纖通道收發(fā)器芯片 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 229K |
| 代理商： | HDMP-1526 |
689
HDMP-1526 (Transmitter Section)
Output Jitter Characteristics
T
C
= 0
°
C to +85
°
C, V
CC
= 4.5 V to 5.25 V
Symbol
RJ
[1]
Random Jitter at DOUT, the High Speed Electrical Data Port, specified as
1 sigma deviation of the 50% crossing point
DJ
[1]
Deterministic Jitter at DOUT, the High Speed Electrical Data Port
Parameter
Units
ps
Typ.
8
ps
35
Note:
1. Defined by Fibre Channel Specification Rev 4.1, Annex A, Section A.4 and tested using measurement method shown in Figure 8.
HDMP-1526 (TRx)
Thermal and Power Temperature Characteristics,
T
C
= 0
°
C to +85
°
C, V
CC
= 4.5 V to 5.25 V
Symbol
P
D,TRx[1,2]
Transceiver Power Dissipation, Outputs Open, Parallel Data
has 5 Ones and 5 Zeroes
P
D,TRx[1,2,3]
Transceiver Power Dissipation, Outputs Connected per
Recommended Bias Terminations
Θ
jc[4]
Thermal Resistance, Junction to Case
Parameter
Units
Watt
Typ.
1.6
Max.
Watt
1.8
2.4
°
C/Watt
7
Notes:
1. PD is calculated by multiplying the max V
CC
by the max I
CC
and subtracting the power dissipated outside the chip at the high speed
bias resistors.
2. Typical specified with V
CC
= 5 volts, maximum specified with V
CC
= 5.25 volts.
3. Specified with high speed outputs biased with 270
resistors and receiver TTL outputs driving 10 pF loads. Pattern is PRBS 2
7
-1.
4. Based on independant package testing by HP.
Figure 8. Transmitter Jitter Measurement Method.
HP70841B
PATTERN
GENERATOR*
HP83480A
OSCILLOSCOPE
HDMP-1526
HP70311A
CLOCK SOURCE
+ DATA
- DATA
+K28.5, -K28.5
TRIGGER
CH1
CH2
+DOUT
-DOUT
REFCLK
LOOPEN
Tx[0..9]
1.0625 GHz
106.25 MHz
ENBYTSYNC
Rx[0..9]
-DIN
+DIN
DIVIDE
BY 2
CIRCUIT
DIVIDE
BY 10
CIRCUIT
(DUAL
OUTPUT)
VARIABLE
DELAY
HP70841B
PATTERN
GENERATOR*
HP83480A
OSCILLOSCOPE
HDMP-1526
HP70311A
CLOCK SOURCE
+ DATA
- DATA
0000011111
TRIGGER
CH1
CH2
+DOUT
-DOUT
REFCLK LOOPEN
Tx[0..9]
BIAS
TEE
1.4 V
0011111000
(STATIC K28.7)
1.0625 GHz
106.25 MHz
* PATTERN
GENERATOR
PROVIDES A
DIVIDE BY
10 FUNCTION.
a. Block Diagram of RJ Measurement Method.
b. Block Diagram of DJ Measurement Method.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1536 | Fibre Channel Transceiver Chip |
| HDMP-1546 | Fibre Channel Transceiver Chip |
| HDMP-1546A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1536A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1636 | Software |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1536 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1536A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fiber-Optic Transceiver |
| HDMP-1546 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Fibre Channel Transceiver Chip |
| HDMP-1546A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-TRANSCEIVER |
| HDMP-1636 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。