- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-0440 Voltage Regulator IC; Output Current:100mA; Output Voltage:6.2V; Package/Case:3-TO-92; Voltage Regulator Type:Positive Voltage; Mounting Type:Through Hole; Supply Voltage:35V PDF資料下載
參數(shù)資料
| 型號： | HDMP-0440 |
| 英文描述： | Voltage Regulator IC; Output Current:100mA; Output Voltage:6.2V; Package/Case:3-TO-92; Voltage Regulator Type:Positive Voltage; Mounting Type:Through Hole; Supply Voltage:35V |
| 中文描述： | 四端口旁路電路的光纖通道仲裁環(huán)路 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 271K |
| 代理商： | HDMP-0440 |
7
Figure 6. HS_OUT and HS_IN simplified circuit schematic.
Figure 5. O-LVTTL and I-LVTTL simplified circuit schematic.
Simplified I/O Cells
V
1.4 V
GND
V
CC
ESD
PROTECTION
GND
V
CC
O_LVTTL
I_LVTTL
GND
ESD
PROTECTION
V
CC
V
CC
HS_OUT
0.01 μF
0.01 μF
V
CC
HS
GND
ESD
PROTECTION
TO_NODE[n]–
TO_NODE[n]+
GND
FM_NODE[n]+
FM_NODE[n]–
ESD
PROTECTION
+
–
+
–
HS_IN
2*Z0 = 150
V
CC
GND
GND
V
CC
NOTE:
1. FM_NODE[n] INPUTS SHOULD NEVER BE CONNECTED TO GROUND AS PERMANENT DAMAGE TO THE DEVICE MAY RESULT.
Z0 = 75
Z0 = 75
75
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-0482 | Octal Cell Port Bypass Circuit with CDR and Data Valid Detection |
| HDMP-1012 | Phase Lock Loop (PLL) IC; Number of Circuits:1; Package/Case:14-DIP; Mounting Type:Through Hole |
| HDMP-1014 | Bipolar Transistor; Collector Emitter Voltage, Vceo:400V; Transistor Polarity:N Channel; Power Dissipation:250W; C-E Breakdown Voltage:400V; DC Current Gain Min (hfe):10; Collector Current:50A; Package/Case:TO-3 |
| HDMP-1022 | Audio Power Amplifier; Speaker Channels:Mono; Headphone Channels:Mono; Output Power, Po:2W; Load Impedance Min:8ohm; Supply Voltage Max:24V; Supply Voltage Min:6V |
| HDMP-1024 | Low Cost Gigabit Rate Receive Chip Set with TTL I/Os(帶TTL輸入/輸出的低價格千兆位速率接收芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0450 | 制造商:Agilent Technologies 功能描述: |
| HDMP-0451 | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0451G | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0452 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Quad Port Bypass Circuit with CDR for Fibre Channel Arbitrated Loops |
| HDMP-0480 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Octal Cell Port Bypass Circuit without Clock and Data Recovery |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。