
HITACHI 37
Table 2.17
System Control Instructions
Instruction
Instruction Code
Operation
Execution
Cycles
T bit
CLRT
0000000000001000
0
→
T
0
→
MACH, MACL
Rm
→
SR
Rm
→
GBR
Rm
→
VBR
(Rm)
→
SR, Rm + 4
→
Rm
(Rm)
→
GBR, Rm + 4
→
Rm
(Rm)
→
VBR, Rm + 4
→
Rm
Rm
→
MACH
Rm
→
MACL
Rm
→
PR
(Rm)
→
MACH, Rm + 4
→
Rm
1
0
CLRMAC
0000000000101000
1
—
LDC
Rm,SR
0100mmmm00001110
1
LSB
LDC
Rm,GBR
0100mmmm00011110
1
—
LDC
Rm,VBR
0100mmmm00101110
1
—
LDC.L
@Rm+,SR
0100mmmm00000111
3
LSB
LDC.L
@Rm+,GBR
0100mmmm00010111
3
—
LDC.L
@Rm+,VBR
0100mmmm00100111
3
—
LDS
Rm,MACH
0100mmmm00001010
1
—
LDS
Rm,MACL
0100mmmm00011010
1
—
LDS
Rm,PR
0100mmmm00101010
1
—
LDS.L
@Rm+,MACH
0100mmmm00000110
1
—
LDS.L
@Rm+,MACL
0100mmmm00010110
(Rm)
→
MACL, Rm + 4
→
Rm
1
—
LDS.L
@Rm+,PR
0100mmmm00100110
(Rm)
→
PR, Rm + 4
→
Rm
1
—
NOP
0000000000001001
No operation
1
—
RTE
0000000000101011
Delayed branch, stack area
→
PC/SR
1
→
T
4
—
SETT
0000000000011000
1
1
SLEEP
0000000000011011
Sleep
3*
—
STC
SR,Rn
0000nnnn00000010
SR
→
Rn
GBR
→
Rn
VBR
→
Rn
Rn–4
→
Rn, SR
→
(Rn)
Rn–4
→
Rn, GBR
→
(Rn)
Rn–4
→
Rn, VBR
→
(Rn)
MACH
→
Rn
MACL
→
Rn
PR
→
Rn
1
—
STC
GBR,Rn
0000nnnn00010010
1
—
STC
VBR,Rn
0000nnnn00100010
1
—
STC.L
SR,@–Rn
0100nnnn00000011
2
—
STC.L
GBR,@–Rn
0100nnnn00010011
2
—
STC.L
VBR,@–Rn
0100nnnn00100011
2
—
STS
MACH,Rn
0000nnnn00001010
1
—
STS
MACL,Rn
0000nnnn00011010
1
—
STS
Note:
RR,Rn
The number of execution states before the chip enters the sleep state.
0000nnnn00101010
1
—