- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370452 > HCPL-7870 Isolated 15-bit A/D Converter(隔離15位A/D轉換器) PDF資料下載
參數(shù)資料
| 型號： | HCPL-7870 |
| 英文描述： | Isolated 15-bit A/D Converter(隔離15位A/D轉換器) |
| 中文描述： | 隔離15位A / D轉換器（隔離15位的A / D轉換器） |
| 文件頁數(shù)： | 4/30頁 |
| 文件大?。?/td> | 344K |
| 代理商： | HCPL-7870 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
4
Pin Description, Digital Interface IC
Symbol
Description
CCLK
Clock input for the Serial Configuration
Interface (SCI). Serial Configuration
data is clocked in on the rising edge
of CCLK.
CLAT
Latch input for the Serial Configuration
Interface (SCI). The last 8 data bits
clocked in on CDAT by CCLK are
latched into the appropriate
configuration register on the rising
edge of CLAT.
CDAT
Data input for the Serial Configuration
Interface (SCI). Serial configuration
data is clocked in MSB first.
MCLK1
Channel 1 Isolated Modulator clock
input. Input Data on MDAT1 is clocked
in on the rising edge of MCLK1.
MDAT1
Channel 1 Isolated Modulator data
input.
MCLK2
Channel 2 Isolated Modulator clock
input. Input Data on MDAT2 is clocked
in on the rising edge of MCLK2.
MDAT2
Channel 2 Isolated Modulator data
input.
GND
Digital ground.
Symbol
V
DD
Description
Supply voltage (4.5 V to 5.5 V).
CHAN
Channel select input. The input level on
CHAN determines which channel of
data is used during the next conversion
cycle. An input low selects channel 1,
a high selects channel 2.
SCLK
Serial clock input. Serial data is clocked
out of SDAT on the falling edge of SCLK.
SDAT
Serial data output. SDAT changes from
high impedance to a logic low output
at the start of a conversion cycle.
SDAT then goes high to indicate that
data is ready to be clocked out. SDAT
returns to a high-impedance state after
all data has been clocked out and CS
has been brought high.
Conversion start input. Conversion
begins on the falling edge of CS. CS
should remain low during the entire
conversion cycle and then be brought
high to conclude the cycle.
Continuous, programmable-threshold
detection for channel 1 input data. A
high level output on THR1 indicates
that the magnitude of the channel 1
input signal is beyond a user
programmable threshold level between
160 mV and 310 mV. This signal
continuously monitors channel 1
independent of the channel select
(CHAN) signal.
High speed continuous over-range
detection for channel 1 input data. A
high level output on OVR1 indicates
that the magnitude of the channel 1
input is beyond full-scale. This signal
continuously monitors channel 1
independent of the CHAN signal.
Master reset input. A logic high input
for at least 100 ns asynchronously
resets all configuration registers to
their default values and zeroes the
Offset Calibration registers.
CS
THR1
OVR1
RESET
相關PDF資料 |
PDF描述 |
|---|---|
| HCPL-788J | Isolation Amplifier with Short Circuit and Overload Detection(具有短路和過載保護功能的隔離放大器) |
| HCPL-810J | PLC Powerline DAA IC |
| HCPL-J314 | 0.4 Amp Output Current IGBT Gate Drive Optocoupler(0.4 放大輸出電流 IGBT門驅動光耦合器) |
| HCPL-J454 | High CMR, High Speed Optocouplers(高CMR，高速光耦合器) |
| HCPL-0454 | High CMR, High Speed Optocouplers(高CMR，高速光耦合器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HCPL-788J | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-788J#500 | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-788J/EVAL | 制造商:Avago Technologies 功能描述: |
| HCPL-788J-000E | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-788J-500E | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。