參數(shù)資料
型號(hào)： HB52F169EN
廠商： Hitachi,Ltd.
英文描述： 64 MB Unbuffered SDRAM DIMM(64 MB 未緩沖同步DRAM DIMM)
中文描述： 64 MB的無(wú)緩沖SDRAM的內(nèi)存（64 MB的未緩沖同步的DRAM內(nèi)存）
文件頁(yè)數(shù)： 43/71頁(yè)
文件大?。?/td> 906K
代理商： HB52F169EN
HB52F88EM-75F, HB52F89EM-75F, HB52F168EN-75F, HB52F169EN-
43
Burst Sequence
Operation of the SDRAM module
Read/Write Operations
Bank active:
Before executing a read or write operation, the corresponding bank and the row address must
be activated by the bank active (ACTV) command. Bank 0, bank 1, bank 2 or bank 3 is activated according
to the status of the bank select address (BA) pin, and the row address (AX0 to AX11) is activated by the A0
to A11 pins at the bank active command cycle. An interval of t
RCD
is required between the bank active com-
mand input and the following read/write command input.
Read operation:
A read operation starts when a read command is input. Output buffer becomes Low-Z in
the (CE Latency - 1) cycle after read command set. The SDRAM module can perform a burst read operation.
The burst length can be set to 1, 2, 4, 8 or full-page. The start address for a burst read is specified by the
column address and the bank select address (BA) at the read command set cycle. In a read operation, data
output starts after the number of clocks specified by the CE Latency. The CE Latency can be set to 2 or 3.
When the burst length is 1, 2, 4 or 8, the Dout buffer automatically becomes High-Z at the next clock after
the successive burst-length data has been output.
The CE latency and burst length must be specified at the mode register.
A2
A1
A0
Addressing(decimal)
Sequential
0, 1, 2, 3, 4, 5, 6, 7,
1, 2, 3, 4, 5, 6, 7,
2, 3, 4, 5, 6, 7,
3, 4, 5, 6, 7,
4, 5, 6, 7,
5, 6, 7,
6, 7,
7,
0, 1, 2, 3, 4, 5, 6,
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
1
1
1
Interleave
0, 1, 2, 3, 4, 5, 6, 7,
1, 0, 3, 2, 5, 4, 7,
2, 3, 0, 1, 6, 7,
3, 2, 1, 0, 7,
4, 5, 6, 7,
5, 4, 7,
6, 7,
7,
6, 5, 4, 3, 2, 1, 0,
1
1
0
Starting Ad.
0,
0, 1,
0, 1, 2,
0, 1, 2, 3,
0, 1, 2, 3, 4,
0, 1, 2, 3, 4, 5,
6,
4, 5,
6, 5, 4,
0, 1, 2, 3,
6, 1, 0, 3, 2,
4, 5, 2, 3, 0, 1,
Burst length = 8
A1
A0
Addressing(decimal)
Sequential
0, 1, 2, 3,
1, 2, 3, 0,
2, 3, 0, 1,
3, 0, 1, 2,
0
0
1
1
0
1
0
1
Interleave
0, 1, 2, 3,
1, 0, 3, 2,
2, 3, 0, 1,
3, 2, 1, 0,
Starting Ad.
Burst length = 4
A0
Addressing(decimal)
Sequential
0, 1,
1, 0,
0
1
Interleave
0, 1,
1, 0,
Starting Ad.
Burst length = 2
相關(guān)PDF資料
PDF描述
HB52F89EM 64 MB Unbuffered SDRAM DIMM(64 MB 未緩沖同步DRAM DIMM)
HB52R1289E22 1 GB Registered SDRAM DIMM 1 GB Registered SDRAM DIMM (36 pcs of 64 M 】 4 Components) PC100 SDRAM
HB52R1289E22-A6B 1 GB Registered SDRAM DIMM 1 GB Registered SDRAM DIMM (36 pcs of 64 M 】 4 Components) PC100 SDRAM
HB52R1289E22-B6B 1 GB Registered SDRAM DIMM 1 GB Registered SDRAM DIMM (36 pcs of 64 M 】 4 Components) PC100 SDRAM
HB52R1289E22 1 GB Registered SDRAM DIMM(1GB 寄存同步DRAM DIMM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HB52F328DC-75B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module
HB52F328DC-75BL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module
HB52F328EM-75B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM
HB52F329EM-75B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256MB Unbuffered SDRAM DIMM
HB52F648EN-75B 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512 MB Unbuffered SDRAM DIMM, 133 MHz Memory Bus PC133 SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*