參數(shù)資料
型號： GS9090ACNE3
廠商： Gennum Corporation
英文描述： GS9090A GenLINX-R III 270Mb/s Deserializer for SDI
中文描述： GS9090A GenLINX - R的第三270Mb / s的SDI解串器
文件頁數(shù)： 28/69頁
文件大?。?/td> 687K
代理商： GS9090ACNE3
GS9090A Preliminary Data Sheet
Proprietary and Confidential
34714 - 0
February 2006
28 of 69
3.7.1 DVB-ASI 8b/10b Decoding
After serial-to-parallel conversion, the internal 10-bit data bus is fed to the DVB-ASI
8b/10b decode and word alignment block. The function of this block is to word align
the data to the K28.5 sync characters, and 8b/10b decode and bit-swap the data
to achieve bit alignment with the data outputs.
The extracted 8-bit data will be presented to DOUT [7:0], bypassing all internal
SMPTE mode data processing.
3.7.2 Status Signal Outputs
In DVB-ASI mode, the DOUT9 and DOUT8 pins will be configured as DVB-ASI
status signals WORDERR and SYNCOUT respectively.
SYNCOUT will be HIGH whenever a K28.5 sync character is present on the output.
WORDERR will be HIGH whenever the device has detected an illegal code word
or there is a running disparity error.
3.8 Data-Through functionality
The GS9090A may be configured by the application layer to operate as a simple
serial-to-parallel converter. In this mode, the device presents data to the output
data bus without performing any decoding, descrambling, or word-alignment.
Data-Through functionality is enabled only when the application layer sets the
AUTO/MAN, SMPTE_BYPASS, and DVB_ASI input pins LOW. Under these
conditions, the lock detect block allows 270Mb/s input data not conforming to
SMPTE or DVB-ASI streams to be reclocked and deserialized. If the device is in
Data-Through mode, and the internal reclocker locks to the data stream, the
LOCKED pin will be set HIGH.
If the application layer does not set the AUTO/MAN pin LOW, the GS9090A will set
the SMPTE_BYPASS and DVB_ASI signals to logic LOW if presented with a data
stream without SMPTE TRS ID words or DVB-ASI sync words. In addition, the
LOCKED pin and data bus output pins will be forced LOW.
3.9 Additional Processing Features
The GS9090A contains additional processing features that are available in SMPTE
mode only (see
SMPTE Functionality on page 24
).
3.9.1 FIFO Load Pulse
To aid in the implementation of auto-phasing and line synchronization functions,
the GS9090A will generate a FIFO load pulse to reset line-based FIFO storage.
This FIFO_LD signal is available for output on one of the multi-function output port
pins, if so programmed (see
Programmable Multi-Function Outputs on page 55
).
The FIFO_LD pulse will normally be HIGH, but will go LOW for one PCLK period,
thereby generating a FIFO write reset signal.
相關(guān)PDF資料
PDF描述
GS9090 GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
GS9090-CNE3 GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
GS9092A GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9090B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI
GS9090B_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Deserializer for SDI
GS9090BCNE3 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件
GS9090BCNTE3 制造商:Semtech Corporation 功能描述:270Mb/s Receiver for SDI & ASI
GS9090CNE3 制造商:Gennum Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*