- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9062-CF (Gennum Corporation) GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer PDF資料下載
參數(shù)資料
| 型號： | GS9062-CF |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| 中文描述： | GS9062的HD - LINX進(jìn)程，商標(biāo)第二SD - SDI和DVB - ASI在內(nèi)串行器 |
| 文件頁數(shù)： | 34/46頁 |
| 文件大?。?/td> | 473K |
| 代理商： | GS9062-CF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
GS9062 Data Sheet
22209 - 5
May 2005
34 of 46
3.6.3.4 Ancillary Data Checksum Generation and Insertion
The GS9062 will calculate checksums for all detected ancillary data packets
presented to the device. These calculated checksum values are inserted into the
data stream prior to serialization.
Ancillary data checksum generation and insertion will only take place if the
ANC_CSUM_INS bit of the IOPROC_DISABLE register is set LOW.
3.6.3.5 TRS Generation and Insertion
The GS9062 can generate and insert 10-bit TRS code words into the data stream
as required. This feature is enabled by setting the TRS_INS bit of the
IOPROC_DISABLE register LOW.
TRS word generation will be performed in accordance with the timing parameters
generated by the flywheel which will be locked either to the received TRS ID words
or the supplied H, V, and F timing signals
Internal Flywheel on page 23
.
3.7 Parallel-To-Serial Conversion
The parallel data output of the internal data processing blocks is fed to the
parallel-to-serial converter. The function of this block is to generate a serial data
stream from the 10-bit or 20-bit parallel data words and pass the stream to the
integrated cable driver.
2
AP-IDH
Active Picture Internal device error Detected Here flag will be
generated and inserted when IOPROC_EN/DIS and
SMPTE_BYPASS pins are HIGH and EDH_CRC_INS bit is LOW.
R/W
0
1
AP-EDA
Active Picture Error Detected Already flag will be generated and
inserted when IOPROC_EN/DIS and SMPTE_BYPASS pins are
HIGH and EDH_CRC_INS bit is LOW.
R/W
0
0
AP-EDH
Active Picture Error Detected Here flag will be generated and
inserted when IOPROC_EN/DIS and SMPTE_BYPASS pins are
HIGH and EDH_CRC_INS bit is LOW.
R/W
0
Table 3-9: Host Interface Description for EDH Flag Register (Continued)
Register Name
Bit
Name
Description
R/W
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9062-CFE3 | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| GS9064-CKD | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064-CKDE3 | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064A | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9062-CFE3 | 制造商:Semtech Corporation 功能描述:Dual Standard Serializer 80-Pin LQFP 制造商:Semtech Corporation 功能描述:Transmitter for SD-SDI & DVB-ASI |
| GS9064 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| GS9064A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | 制造商:Semtech Corporation 功能描述:Adaptive Cable Equalizer. High-speed BiCMOS integrated circuit. 16-Pin SOIC 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064ACTDE3 | 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。