- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384345 > GS4915 (Gennum Corporation) CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER PDF資料下載
參數(shù)資料
| 型號： | GS4915 |
| 廠商： | Gennum Corporation |
| 英文描述： | CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER |
| 中文描述： | ClockCleaner⑩ |
| 文件頁數(shù)： | 18/26頁 |
| 文件大?。?/td> | 533K |
| 代理商： | GS4915 |
GS4915 Data Sheet
39145 - 3
November 2007
18 of 26
3.5 Output Clock Frequency and Jitter
The frequency and jitter of the output clock are determined by:
the frequency of the input clock,
the differential or single-ended input and output clocks,
the selected frequency mode,
the selected bypass mode, and
the setting of the DOUBLE pin.
When the DOUBLE pin is set HIGH, the output clock frequency will be double the
input only when the selected input clock frequency is determined to be 74.25MHz
± 0.4%. Otherwise, the setting of the DOUBLE pin will have no effect on the
frequency of the output clock.
The output clock will be low jitter when the LOCK pin is HIGH. The only exception
to this is if operating in Manual Bypass mode, see
Section 3.4.2
.
Table 3-4
,
Table 3-5
, and
Table 3-6
summarize the output frequency and LOCK behaviour of
the device given the frequency of the input clock, the selected frequency mode,
and the setting of the DOUBLE pin for Autobypass, Manual Bypass, and Forced
Output modes, respectively. In each table, 'X' indicates a "don't care" condition.
Table 3-4: Output Behaviour in Autobypass Mode
FCTRL[1:0]
Input
DOUBLE
LOCK
Output
Auto [00]
27MHz
X
HIGH
27MHz
74.25MHz
0
HIGH
74.25MHz
1
HIGH
148.5MHz
148.5MHz
X
HIGH
148.5MHz
Other
X
LOW
Input
Fixed – 27MHz
[01]
27MHz
X
HIGH
27MHz
74.25MHz
X
LOW
74.25MHz
148.5MHz
X
LOW
148.5MHz
Other
X
LOW
Input
Fixed –
74.25MHz [10]
27MHz
X
LOW
27MHz
74.25MHz
0
HIGH
74.25MHz
1
HIGH
148.5MHz
148.5MHz
X
LOW
148.5MHz
Other
X
LOW
Input
Fixed –
148.5MHz [11]
27MHz
X
LOW
27MHz
74.25MHz
X
LOW
74.25MHz
148.5MHz
X
HIGH
148.5MHz
Other
X
LOW
Input
相關PDF資料 |
PDF描述 |
|---|---|
| GS6332 | 3 Pin, Low-Power, P Reset Circuits |
| GS6332UR15D1 | 3 Pin, Low-Power, P Reset Circuits |
| GS6333UR19D1 | FC/ACP F.O. SINGLE MODE IN-LINE ATTENUATOR 10DB |
| GS6332UR19D1 | FC/PC F.O. SINGLE MODE IN-LINE ATTENUATOR 5 DB |
| GS6333UR23D1 | DEU9PTIFO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS4915_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner |
| GS4915-CNE3 | 制造商:Semtech Corporation 功能描述:QFN-40 pin (490/tray) |
| GS4915INE3 | 制造商:Gennum Corporation 功能描述:CLOCKCLEANER HD/SD VIDEO INPUT 40QFN 制造商:Gennum Corporation 功能描述:CLOCKCLEANER, HD/SD, VIDEO INPUT, 40QFN |
| GS4915-INE3 | 功能描述:IC CLK JITTER CLEANR 40QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:ClockCleaner™ 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| GS4953 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:臺灣晶群科技 |
發(fā)布緊急采購，3分鐘左右您將得到回復。