參數(shù)資料
型號: GS4901B
廠商: Gennum Corporation
英文描述: SD Clock and Timing Generator with GENLOCK
中文描述: 統(tǒng)計時鐘和定時發(fā)生器鎖相
文件頁數(shù): 85/95頁
文件大?。?/td> 898K
代理商: GS4901B
GS4901B/GS4900B Preliminary Data Sheet
37703 - 0
April 2006
85 of 95
V_Stop_4
69h
15
Reserved. Set this bit to zero when writing to 69h.
69h
14-0
The value programmed in this register indicates the end
line number of the trailing edge of the user-programmed
V Sync signal USER4_V. For interlaced output
standards, this value corresponds to the odd field line
number.
NOTE: The value programmed in this register must not
exceed the maximum number of lines per field of the
outgoing standard.
Reference:
Section 3.8.3 on page 59
R/W
0
Operator_Polarity_4
6Ah
15-4
Reserved. Set these bits to zero when writing to 6Ah.
6Ah
3
Polarity_4 - Use this bit to invert the polarity of the final
USER4 signal.
By default, the polarity of the user programmed signals
is active LOW. The polarity may be switched to active
HIGH by setting this bit LOW.
Reference:
Section 3.8.3 on page 59
R/W
1
6Ah
2
AND_4 - logical operator: USER4_H AND USER4_V
Set this bit HIGH to output a signal that is only active
when both USER4_H and USER4_V are active.
When this bit is HIGH, bit 1 and bit 0 of this register will
be ignored.
Reference:
Section 3.8.3 on page 59
R/W
0
6Ah
1
OR_4 - logical operator: USER4_H OR USER4_V
Set this bit HIGH to output a signal that is active
whenever USER4_H or USER4_V are active.
When this bit is HIGH bit 0 of this register will be
ignored.
Reference:
Section 3.8.3 on page 59
R/W
0
6Ah
0
XOR_4 - logical operator: USER4_H XOR USER4_V
Set this bit HIGH to output a signal with the following
attributes: Signal becomes active when either
USER4_H or USER4_V is active. Signal is inactive
when USER4_H and USER4_V are both active or both
inactive.
Reference:
Section 3.8.3 on page 59
R/W
0
Ext_Audio_Mode
81h
15-0
Set this register to 20C1h to enable the Extended Audio
Mode of the device.
To fully enable this mode, VID_STD[5:0] must be set to
4d, and the F_Lock_Mask and V_Lock_Mask bits [4:3]
of register address 16h must be set to 1.
NOTE: Once this register is programmed, it must be
updated using bit 6 of register 16h.
Reference:
Section 3.9 on page 62
R/W
0
Table 3-13: Configuration and Status Registers (Continued)
Register Name
Address
Bit
Description
R/W
Default
相關(guān)PDF資料
PDF描述
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4910BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911B HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4901B_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4910B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4910BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4911ACNE3 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: