參數(shù)資料
型號(hào)： GS1560ACF
廠商： Gennum Corporation
英文描述： GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
中文描述： GS1560A/GS1561的HD - LINX進(jìn)程- R的第二雙率解串器
文件頁數(shù)： 65/80頁
文件大?。?/td> 842K
代理商： GS1560ACF
GS1560A/GS1561 Data Sheet
27360 - 8
September 2005
65 of 80
3.11 Parallel Data Outputs
Data outputs leave the device on the rising edge of PCLK as shown in
Figure 3-7
and
Figure 3-8
.
The data may be scrambled or unscrambled, framed or unframed, and may be
presented in 10-bit or 20-bit format. The output data bus width is controlled
independently from the internal data bus width by the 20bit/10bit input pin.
Likewise, the output data format is defined by the setting of the external SD/HD,
SMPTE_BYPASS and DVB_ASI pins. Recall that in slave mode, these pins are set
by the application layer as inputs to the device. In master mode, however, the
GS1560A sets these pins as output status signals.
3.11.1 Parallel Data Bus Buffers
The parallel data outputs of the GS1560A/GS1561 are driven by high-impedance
buffers which support both LVTTL and LVCMOS levels. These buffers use a
separate power supply of +3.3V DC supplied via the IO_VDD and IO_GND pins.
All output buffers, including the PCLK output, may be driven to a high-impedance
state if the RESET_TRST signal is asserted LOW.
Note that the timing characteristics of the parallel data output buffers are optimized
for 10-bit HD operation. As shown in
Figure 3-7
, the output data hold time for HD
is 1.5ns.
Due to this optimization, however, the output data hold time for SD data is so small
that the rising edge of the PCLK is nearly incident with the data transition. To
improve output hold time at SD rates, the PCLK output is inverted is SD mode,
(SD/HD = HIGH). This is shown in
Figure 3-8
.
Figure 3-7: HD PCLK to Data Timing
PCLK
DOUT[19:0]
DATA
Control signal
output
t
OH
t
OD
HD MODE
相關(guān)PDF資料
PDF描述
GS1560A GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1560ACFE3 GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1561-CF GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1561-CFE3 GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1574A GS1574A HD-LINX-R II Adaptive Cable Equalizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1560ACFE3 制造商:Semtech Corporation 功能描述:Reclocking deserializer.Receiver for HD/SD/ASI w/ loop through. LQFP80
GS1561 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer
GS1561-CF 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS1561-CFE3 制造商:Semtech Corporation 功能描述:Receiver for HD/SD/ASI w/out loop thru
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*