參數(shù)資料
型號: GS1560ACF
廠商: Gennum Corporation
英文描述: GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
中文描述: GS1560A/GS1561的HD - LINX進程- R的第二雙率解串器
文件頁數(shù): 39/80頁
文件大小: 842K
代理商: GS1560ACF
GS1560A/GS1561 Data Sheet
27360 - 8
September 2005
39 of 80
The flywheel 'learns' the video standard by timing the horizontal and vertical
reference information contained in the TRS ID words of the received video stream.
Full synchronization of the flywheel to the received video standard therefore
requires one complete video frame.
Once synchronization has been achieved, the flywheel will continue to monitor the
received TRS timing information to maintain synchronization.
The FW_EN/DIS input pin controls the synchronization mechanism of the flywheel.
When this input signal is LOW, the flywheel will re-synchronize all pixel and line
based counters on every received TRS ID word.
When FW_EN/DIS is held HIGH, re-synchronization of the pixel and line based
counters will only take place when a consistent synchronization error has been
detected. Two consecutive video lines with identical TRS timing different to the
current flywheel timing must occur to initiate re-synchronization of the counters.
This provides a measure of noise immunity to internal and external timing signal
generation.
The flywheel will be disabled should the LOCKED signal or the RESET_TRST
signal be LOW. A LOW to HIGH transition on either signal will cause the flywheel
to re-acquire synchronization on the next received TRS word, regardless of the
setting of the FW_EN/DIS pin.
3.7.3 Switch Line Lock Handling
The principal of switch line lock handling is that the switching of synchronous video
sources will only disturb the horizontal timing and alignment of the stream, whereas
the vertical timing remains in synchronization.
To account for the horizontal disturbance caused by a synchronous switch, it is
necessary to re-synchronize the flywheel immediately after the switch has taken
place. Rapid re-synchronization of the GS1560A/GS1561 to the new video
standard can be achieved by controlling the flywheel using the FW_EN/DIS pin.
At every PCLK cycle the device samples the FW_EN/DIS pin. When a logic LOW
to HIGH transition at this pin is detected anywhere within the active line, the
flywheel will re-synchronize immediately to the next TRS word. This is shown in
Figure 3-2
.
To ensure switch line lock handling, the FW_EN/DIS signal should be LOW for a
minimum of one PCLK cycle (maximum one video line) anywhere within the active
portion of the line on which the switch has taken place.
相關(guān)PDF資料
PDF描述
GS1560A GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1560ACFE3 GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1561-CF GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1561-CFE3 GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer
GS1574A GS1574A HD-LINX-R II Adaptive Cable Equalizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1560ACFE3 制造商:Semtech Corporation 功能描述:Reclocking deserializer.Receiver for HD/SD/ASI w/ loop through. LQFP80
GS1561 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer
GS1561-CF 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS1561-CFE3 制造商:Semtech Corporation 功能描述:Receiver for HD/SD/ASI w/out loop thru