參數(shù)資料
型號： GS1559-CB
廠商： Gennum Corporation
英文描述： GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
中文描述： GS1559的HD - LINX進(jìn)程，商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動器
文件頁數(shù)： 27/74頁
文件大小： 686K
代理商： GS1559-CB
GS1559 Data Sheet
30572 - 4
July 2005
27 of 74
4.2.1 Input Signal Selection
A 2x1 input multiplexer is provided to allow the application layer to select between
the two serial digital input streams using a single external pin. When IP_SEL is set
HIGH, serial digital input 1 (DDI1 / DDI1) is selected as the input to the GS1559's
reclocker stage. When IP_SEL is set LOW, serial digital input 2 (DDI2 / DDI2) is
selected.
4.2.2 Carrier Detect Input
For each of the differential inputs, an associated carrier detect input signal is
included, (CD1 and CD2). These signals are generated by Gennum's family of
automatic cable equalizers.
When LOW, CDx indicates that a valid serial digital data stream is being delivered
to the GS1559 by the equalizer. When HIGH, the serial digital input to the device
should be considered invalid. If no equalizer precedes the device, the application
layer should set CD1 and CD2 accordingly.
A 2x1 input multiplexer is also provided for these signals. The internal
carrier_detect signal is determined by the setting of the IP_SEL pin and is used by
the lock detect block of the GS1559 to determine the lock status of the device, (see
Lock Detect on page 31
).
4.2.3 Single Input Configuration
If the application requires a single differential input, the DDI pin for the second set
of inputs and the associated carrier detect should be tied HIGH. The DDI pin may
be left unconnected, and the termination pin should be AC terminated to ground.
4.3 Serial Digital Reclocker
The output of the 2x1 serial digital input multiplexer passes to the GS1559's
internal reclocker stage. The function of this block is to lock to the input data
stream, extract a clean clock, and retime the serial digital data to remove high
frequency jitter.
The reclocker was designed with a 'hexabang' phase and frequency detector. That
is, the PFD used can identify six 'degrees' of phase / frequency misalignment
between the input data stream and the clock signal provided by the VCO, and
correspondingly signal the charge pump to produce six different control voltages.
This results in fast and accurate locking of the PLL to the data stream.
In master mode, the operating center frequency of the reclocker is toggled between
270Mb/s and 1.485Gb/s by the lock detect block, (see
Lock Detect on page 31
). In
slave mode, however, the center frequency is determined entirely by the SD/HD
input control signal set by the application layer.
If lock is achieved, the reclocker provides an internal pll_lock signal to the lock
detect block of the device.
相關(guān)PDF資料
PDF描述
GS1559-CBE2 GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
GS2905 500mA CMOS LDO Voltage Regulator
GS2905X15 500mA CMOS LDO Voltage Regulator
GS2905X18 500mA CMOS LDO Voltage Regulator
GS2905X25 500mA CMOS LDO Voltage Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1559CBE2 制造商:Gennum Corporation 功能描述:DESERIALISER HD/SDI/ASI W/DRV 100BGA 制造商:Gennum Corporation 功能描述:DESERIALISER, HD/SDI/ASI, W/DRV, 100BGA
GS1559-CBE2 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:管件
GS1560 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator
GS1560A 制造商:Gennum Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*