
***
Genesis Microchip Confidential ***
gm2115/25 Preliminary Data Sheet
June 2002
33
C2115-DAT-01B
All gray scales are available on the panel output whether using 8-bit panel (dithering from 10
to 8 bits per pixel) or using 6-bit panel (dithering from 10 down to 6 bits per pixel).
4
4
.
.
1
1
1
1
T
T
i
i
m
i
i
n
n
g
g
C
C
o
o
n
n
t
t
r
r
o
o
l
l
l
l
e
e
r
r
(
(
T
T
C
C
O
O
N
N
)
)
The gm2115/25 features an integrated timing controller (TCON) that connects directly to
commercially available row and column drivers. It supports either 18 or 24-bits per pixel in 1
or 2 pixels per clock XGA operation. Also, it supports single or dual-edge clocking modes.
Frame, Line (Row) and pixel inversion is available for better image quality. In-Line
inversion reduces power consumption and EMI radiation. Data signals have programmable
drive strength.
During panel power-up the TCON control signals can be held inactive. This is to provide
correct power sequencing that does not damage the panel. The TCON control signals only
become active when the panel power sequencing is complete.
4.11.1 Programmable Column Driver Interface
The gm2115/25 column driver interface is highly programmable. It supports dual bus / dual
port, dual bus / one port (both interleave and bank) as well as single bus / single port for
XGA column drivers.
The column driver interface consists of the following signals:
OCLK/ECLK
– Odd/Even Column Driver bus clock. OCLK and ECLK have a
programmable phase control (0-7ns) and programmable polarities. Even output data bus
(ERGB) can be skewed clock (early) to reduce the number of outputs switching
simultaneously.
OSP/ESP
- Odd/Even Starting Pulse. OSP and ESP have programmable positioning before
valid data. They also have programmable polarities.
ORGB[24]/ERGB[24]
– Odd/Even 24 bits data bus supports 24 or 18 bits per pixel in 1 or 2
pixels per clock. These signals support even/odd, red/blue and data bit swap. They also have
programmable group and inter-group delays (0-7ns).
OPOL/EPOL
– Odd/Even polarity. With programmable position of OPOL/EPOL, the
OPOL/EPOL can be switched when LP is active or before or after LP.
OINV/EINV
– Odd/Even data transition inversion. These signals provide data inversion
capability to reduce electromagnetic interference (EMI). One INV signal can be used (either
EINV or OINV), or both.
LP
– Load/Latch pulse. The Load/Latch pulse has a programmable width and polarity.
SHC –
Output circuit control. This signal has programmable timing similar to OPOL/EPOL.
It is optionally available on GPIO6.