- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9174 > FS6370-01G-XTD (ON Semiconductor)IC CLOCK GEN 3-PLL EEPROM 16SOIC PDF資料下載
參數(shù)資料
| 型號： | FS6370-01G-XTD |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 25/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN 3-PLL EEPROM 16SOIC |
| 標準包裝： | 48 |
| 類型： | PLL 時鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 230MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1115 (CN2011-ZH PDF) |
| 其它名稱： | 766-1025 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁
FS6370
For best results, make sure the reference clock signal is as jitter-free as possible, can drive a 40 pF load with fast rise and fall times,
and can swing rail-to-rail.
If the reference clock is not a rail-to-rail signal, the reference must be AC coupled to XOUT through a 0.01 F or 0.1 F capacitor. A
minimum 1 V peak-to-peak signal is required to drive the internal differential oscillator buffer.
5.0 Run Mode
If the MODE pin is set to a logic-high, the device enters the run mode. The high state is latched (see MODE pin). The FS6370 then
copies the stored EEPROM data into its control registers and begins normal operation based on that data when the self-load is
complete.
The self-load process takes about 89,000 clocks of the crystal oscillator. During the self-load time, all clock outputs are held low. At a
reference frequency of 27 MHz, the self-load takes about 3.3ms to complete.
If the EEPROM is empty (all zeros), the crystal reference frequency provides the clock for all four outputs.
No external programming access to the FS6370 is possible in run mode. The dual-function PD/SCL and OE/SDA pins become a
power-down (PD) and output enable (OE) control, respectively.
5.1 Power-Down and Output Enable
A logic-high on the PD/SCL pin powers down only those portions of the FS6370 which have their respective power-down control bits
enabled. Note that the PD/SCL pin has an internal pull-up.
When a post divider is powered down, the associated output driver is forced low. When all PLLs and post dividers are powered down
the crystal oscillator is also powered down. The XIN pin is forced low, and the XOUT pin is pulled high.
A logic-low on the OE/SDA pin tristates all output clocks. Note that this pin has an internal pull-up.
6.0 Program Mode
If the MODE pin is logic-low, the device enters the program mode. All internal registers are cleared to zero, delivering the crystal
frequency to all outputs. The device allows programming of either the internal 128-bit EEPROM or the on-chip control registers via I2C
control over the PD/SCL and OE/SDA pins. The EEPROM and the FS6370 act as two separate parallel devices on the same on-chip
I2C-bus. Choosing either the EEPROM or the device control registers is done via the I2C device address.
The dual-function PD/SCL and OE/SDA pins become the serial data I/O (SDA) and serial clock input (SCL) for normal I2C
communications. Note that power-down and output enable control via the PD/SCL and OE/SDA pins is not available.
6.1 EEPROM Programming
Data must be loaded into the EEPROM in a most-significant-bit (MSB) to least-significant-bit (LSB) order. The register map of the
EEPROM is noted in Table 3.
The device address of the EEPROM is:
A6
A5
A4
A3
A2
A1
A0
1
0
1
0
X
6.1.1. Write Operation
The EEPROM can only be written to with the random register write procedure (see Section 8.2.2). The procedure consists of the device
address, the register address, a R/W bit, and one byte of data.
Following the STOP condition, the EEPROM initiates its internally timed 4ms write cycle, and commits the data byte to memory. No
acknowledge signals are generated during the EEPROM internal write cycle.
Rev. 3 | Page 6 of 28 | www.onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-23K-MX-B1 | CONVERTER MOD DC/DC 40V 75W |
| DS1803Z-050+T&R | IC POT DUAL ADDRESS 50K 16-SOIC |
| DS1848E-050+T&R | IC RES/MEM TEMP 50/10K 14-TSSOP |
| VE-23K-MW | CONVERTER MOD DC/DC 40V 100W |
| 74LVX138MTCX | DECODER/DEMUX 1-OF-8 LV 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6370-01G-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 EE PROG 3-PLL CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6377 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable 3-PLL Clock Generator IC |
| FS6377-01 | 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC |
| FS6377-01G | 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC |
| FS6377-01G-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。