參數(shù)資料
型號: FS6370-01G-XTD
廠商: ON Semiconductor
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: IC CLOCK GEN 3-PLL EEPROM 16SOIC
標準包裝: 48
類型: PLL 時鐘發(fā)生器
PLL:
輸入: 晶體
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:4
差分 - 輸入:輸出: 無/無
頻率 - 最大: 230MHz
除法器/乘法器: 是/無
電源電壓: 3 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 管件
產(chǎn)品目錄頁面: 1115 (CN2011-ZH PDF)
其它名稱: 766-1025
FS6370
Table 13: AC Timing Specifications
Parameter
Symbol
Conditions/Description
Clock
(MHz)
Min.
Typ.
Max.
Units
Overall
EEPROM Write Cycle Time
Twc
4
ms
VDD = 5.5 V
0.8
150
Output Frequency *
fO
VDD = 3.6 V
0.8
100
MHz
VDD = 5.5 V
40
230
VCO Frequency *
fVCO
VDD = 3.6 V
40
170
MHz
VCO Gain *
AVCO
400
MHz/V
LFTC bit = 0
7
Loop Filter Time Constant *
LFTC bit = 1
20
μs
VO = 0.5 V to 4.5 V; CL = 15pF
2.0
Rise Time *
tr
VO = 0.3 V to 3.0 V; CL = 15pF
2.1
ns
VO = 4.5 V to 0.5 V; CL = 15pF
1.8
Fall Time *
tf
VO = 3.0 V to 0.3 V; CL = 15pF
1.9
ns
Tristate Enable Delay *
tPZL, tPZH
1
8
ns
Tristate Disable Delay *
tPZL, tPZH
1
8
ns
Output active from power-up, RUN mode via PD pin
100
μs
Clock Stabilization Time *
tSTB
After last register is written, register program mode
1
ms
Divider Modulus
Feedback Divider
NF
See also Error! Reference source not found.
8
2047
Reference Divider
NR
1
255
Post Divider
NP
See also Error! Reference source not found.
1
50
Clock Output (PLL A clock via CLK_A pin)
Duty Cycle *
Ratio of pulse width (as measured from rising edge to next falling
edge at 2.5V) to one clock period
100
45
55
%
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other
PLLs active
100
45
Jitter, Long Term (
σ
y(τ)) *
Tj(LT)
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, =14.318MHz, NF=220, NR=63, NPX=50, all other
PLLs active (B=60MHz, C=40MHz, D=14.318MHz)
50
165
ps
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other PLLs
active
100
110
Jitter, Period (peak-peak)
*
tj(ΔP)
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPX=50, all other PLLs
active (B=60MHz, C=40MHz, D=14.318MHz)
50
390
ps
Clock Output (PLL B clock via CLK_B pin)
Duty Cycle *
Ratio of pulse width (as measured from rising edge to next falling
edge at 2.5V) to one clock period
100
45
55
%
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other
PLLs active
100
45
Jitter, Long Term (
σ
y(τ)) *
Tj(LT)
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, =14.318MHz, NF=220, NR=63, NPX=50, all other
PLLs active (A=50MHz, C=40MHz, D=14.318MHz)
60
75
ps
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other PLLs
active
100
120
Jitter, Period (peak-peak)
*
tj(ΔP)
60
400
ps
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPX=50, all other PLLs
active (A=50MHz, C=40MHz, D=14.318MHz)
Rev. 3 | Page 21 of 28 | www.onsemi.com
相關(guān)PDF資料
PDF描述
VE-23K-MX-B1 CONVERTER MOD DC/DC 40V 75W
DS1803Z-050+T&R IC POT DUAL ADDRESS 50K 16-SOIC
DS1848E-050+T&R IC RES/MEM TEMP 50/10K 14-TSSOP
VE-23K-MW CONVERTER MOD DC/DC 40V 100W
74LVX138MTCX DECODER/DEMUX 1-OF-8 LV 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FS6370-01G-XTP 功能描述:時鐘發(fā)生器及支持產(chǎn)品 EE PROG 3-PLL CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
FS6377 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01G 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01G-XTD 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56