參數(shù)資料
型號(hào): FS6370-01G-XTD
廠商: ON Semiconductor
文件頁(yè)數(shù): 23/28頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK GEN 3-PLL EEPROM 16SOIC
標(biāo)準(zhǔn)包裝: 48
類(lèi)型: PLL 時(shí)鐘發(fā)生器
PLL:
輸入: 晶體
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:4
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 230MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 管件
產(chǎn)品目錄頁(yè)面: 1115 (CN2011-ZH PDF)
其它名稱: 766-1025
FS6370
achieve a desired input-frequency-to-output-frequency ratio without making both the reference and feedback divider values
comparatively large. Generally, very large values are undesirable as they degrade the bandwidth of the PLL, increasing phase jitter and
acquisition time.
To understand the operation of the feedback divider, refer to Figure 4. The M-counter (with a modulus always equal to M) is cascaded
with the dual-modulus pre-scaler. The A-counter controls the modulus of the pres-caler. If the value programmed into the A-counter is
A, the pre-scaler will be set to divide by N+1 for A pre-scaler outputs. Thereafter, the prescaler divides by N until the M-counter output
resets the A-counter, and the cycle begins again. Note that N=8, and A and M are binary numbers.
Figure 4: Feedback Divider
Suppose that the A-counter is programmed to zero. The modulus of the pre-scaler will always be fixed at N; and the entire modulus of
the feedback divider becomes MxN.
Next, suppose that the A-counter is programmed to a one. This causes the pre-scaler to switch to a divide-by-N+1 for its first divide
cycle and then revert to a divide-by-N. In effect, the A-counter absorbs (or "swallows") one extra clock during the entire cycle of the
feedback divider. The overall modulus is now seen to be equal to MxN+1.
This example can be extended to show that the feedback divider modulus is equal to MxN+A, where A<M.
3.1.3. Feedback Divider Programming
For proper operation of the feedback divider, the A-counter must be programmed only for values that are less than or equal to the M-
counter. Therefore, not all divider moduli below 56 are available for use. This is shown in Table 2.
Above a modulus of 56, the feedback divider can be programmed to any value up to 2047.
Table 2: Feedback Divider Modulus Under 56
A-Counter: FBKDIV[2:0]
M-Counter:
FBKDIV[10:3]
000
001
010
011
100
101
110
111
00000001
8
9
-
00000010
16
17
18
-
00000011
24
25
26
27
-
00000100
32
33
34
35
36
-
00000101
40
41
42
43
44
45
-
00000110
48
49
50
51
52
53
54
-
00000111
56
57
58
59
60
61
62
63
Feedback Divider Modulus
3.2 Post Divider Muxes
As shown in Figure 2, a mux in front of each post divider stage can select from any one of the three PLL frequencies or the reference
frequency. The mux selection is controlled by bits in the EEPROM or the control registers.
The input frequency on two of the four multiplexers (muxes C and D in Figure 2) can be altered without reprogramming by a logic-level
input on the SEL_CD pin.
Rev. 3 | Page 4 of 28 | www.onsemi.com
相關(guān)PDF資料
PDF描述
VE-23K-MX-B1 CONVERTER MOD DC/DC 40V 75W
DS1803Z-050+T&R IC POT DUAL ADDRESS 50K 16-SOIC
DS1848E-050+T&R IC RES/MEM TEMP 50/10K 14-TSSOP
VE-23K-MW CONVERTER MOD DC/DC 40V 100W
74LVX138MTCX DECODER/DEMUX 1-OF-8 LV 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FS6370-01G-XTP 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 EE PROG 3-PLL CLOCK RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
FS6377 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01G 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC
FS6377-01G-XTD 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG 3-PLL CLK RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56