- 您現在的位置：買賣IC網 > PDF目錄375872 > FPD85308 (National Semiconductor Corporation) Panel Timing Controller PDF資料下載
參數資料
| 型號： | FPD85308 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Panel Timing Controller |
| 中文描述： | 小組定時控制器 |
| 文件頁數： | 27/31頁 |
| 文件大?。?/td> | 474K |
| 代理商： | FPD85308 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁
APPENDIX A: GPO Programming Examples
(Continued)
GPO Programming Example #1:
Generate a control signal which transitions high at the end of
each line, has a pulsewidth of 3 μs, and remains low during
the vertical blanking period. This control is used for the latch
pulse to the column drivers.
Horizontal time (clocks/line) = 1300 dot clocks
Vertical period (lines/frame) = 850 lines
Vertical control is active beginning at line 1 and remains
active for 768 lines.
GPO Vertical Start Register = 1
GPO Vertical Duration Register = 768d (300h)
Positive pulse goes high each line at output clock 512 cor-
responding to when the last two pixels are output on OR,
OG, OB, ER, EG, EB. Pulse remains high for 98 output
clocks (98 x 30.8 ns/clock = 3.02 μs). (Dual Bus output clock
= 32.5 MHz for 65 MHz XGA video, 1024 pixels/line, 768
displayed lines/frame).
Note:
6 counts are added to the output start # because the GPO pixel count
begins 6 clocks prior to the output data.
GPO Horizontal Start Register = 518d (206h)
GPO Horizontal Duration Register = 98d (62h)
The control pulses are positive (bit [0] = 0) and the toggle
circuitry is disabled (bit1 [1] = 0).
GPO Control Register = 0
DS101356-23
F
www.national.com
27
相關PDF資料 |
PDF描述 |
|---|---|
| FPD85310VJD | Panel Timing Controller |
| FPD85310 | Panel Timing Controller |
| FPD87208AXAVS | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208 | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87310 | Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FPD85310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Panel Timing Controller |
| FPD85310VJD | 功能描述:IC CTRLR PANEL TIMING 100-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| FPD87208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208AXAVS | 制造商:Rochester Electronics LLC 功能描述:2.5V XGA/WXGA TIMING CONTROLER - Bulk |
| FPD87310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
發(fā)布緊急采購，3分鐘左右您將得到回復。