參數(shù)資料
型號(hào): FM8P51EF
廠商: Electronic Theatre Controls, Inc.
英文描述: EPROM/ROM-Based 8-Bit Microcontroller
中文描述: 存儲(chǔ)器/基于ROM的8位微控制器
文件頁(yè)數(shù): 9/60頁(yè)
文件大小: 369K
代理商: FM8P51EF
FM8P51
Rev1.2 Mar 15, 2005
P.9/FM8P51
FEELING
TECHNOLOGY
2.1.2 TMR0 (Time Clock/Counter register)
Address
Name
01h (r/w)
TMR0
The Timer0 is a 8-bit timer/counter. The clock source of Timer0 can come from the instruction cycle clock.
The prescaler is assigned to Timer0 by clearing the PSA bit (OPTION<3>). In this case, the prescaler will be cleared
when TMR0 register is written with a value.
2.1.3 PCL (Low Bytes of Program Counter) & Stack
Address
Name
B7
B6
B5
02h (r/w)
PCL
FM8P51 devices have a 12-bit wide Program Counter (PC) and five-level deep 12-bit hardware push/pop stack. The
low byte of PC is called the PCL register. This register is readable and writable. The high byte of PC is called the
PCH register. This register contains the PC<11:8> bits and is not directly readable or writable. All updates to the
PCH register go through the PG<1:0> bits (STATUS<6:5>). As a program instruction is executed, the Program
Counter will contain the address of the next program instruction to be executed. The PC value is increased by one,
every instruction cycle, unless an instruction changes the PC.
For a GOTO instruction, the PC<9:0> is provided by the GOTO instruction word. The PC<11:10> is updated from
the PG<1:0> bits (STATUS<6:5>). The PCL register is mapped to PC<7:0>.
For a CALL instruction, the PC<9:0> is provided by the CALL instruction word. The PC<11:10> is updated from the
PG<1:0> bits (STATUS<6:5>). The next PC will be loaded (PUSHed) onto the top of STACK. The PCL register is
mapped to PC<7:0>.
For a RETIA, RETFIE, or RETURN instruction, the PC are updated (POPed) from the top of STACK. The PCL
register is mapped to PC<7:0>.
For any instruction where the PCL is the destination (excluding TBL instruction), the PC<7:0> is provided by the
instruction word or ALU result, and the PC<9:8> will be cleared. The PC<11:10> will come from the PG<1:0> bits
(STATUS<6:5>).
For TBL instruction, the PC<7:0> is provided by the ALU result, and the PC<9:8> are not changed. The PC<11:10>
will come from the PG<1:0> bits (STATUS<6:5>).
B7
B6
B5
B4
B3
B2
B1
B0
8-bit real-time clock/counter
B4
B3
B2
B1
B0
Low order 8 bits of PC
相關(guān)PDF資料
PDF描述
FM8P51EP EPROM/ROM-Based 8-Bit Microcontroller
FM8P51F EPROM/ROM-Based 8-Bit Microcontroller
FM8P51P EPROM/ROM-Based 8-Bit Microcontroller
FM8P51E EPROM/ROM-Based 8-Bit Microcontroller
FM8P54 EPROM/ROM-Based 8-Bit Microcontroller Series
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FM8P51EP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller
FM8P51F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller
FM8P51P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller
FM8P54 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series
FM8P54E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series