- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16543 > EVAL-ADV7180-32EBZ (Analog Devices Inc)BOARD EVAL FOR ADV7180 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADV7180-32EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 43/116頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV7180 |
| 標準包裝： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 視頻，SDTV 視頻解碼器 - NTSC，PAL，SECAM |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7180 |
| 主要屬性： | CVBS（復(fù)合），Y/C（S 視頻）和 YPrPb（元件）輸入 |
| 次要屬性： | 8 位 ITU-R BT.656 YCrCb 4:2:2 輸出 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
ADV7180
Data Sheet
Rev. I | Page 32 of 116
DCT[1:0], Digital Clamp Timing, Address 0x15[6:5]
The clamp timing register determines the time constant of the
digital fine clamp circuitry. It is important to note that the digital
fine clamp reacts quickly because it immediately corrects any
residual dc level error for the active line. The time constant from
the digital fine clamp must be much quicker than the one from
the analog blocks.
By default, the time constant of the digital fine clamp is adjusted
dynamically to suit the currently connected input signal.
Table 34. DCT Function
DCT[1:0]
Description
00 (default)
Slow (TC = 1 sec)
01
Medium (TC = 0.5 sec)
10
Fast (TC = 0.1 sec)
11
Determined by ADV7180, depending on the
input video parameters
DCFE, Digital Clamp Freeze Enable, Address 0x15[4]
This register bit allows the user to freeze the digital clamp loop
at any time. It is intended for users who want to do their own
clamping. To do this, disable the current sources for analog
clamping via the appropriate register bits, wait until the digital
clamp loop settles, and then freeze it via the DCFE bit.
When DCFE is 0 (default), the digital clamp is operational.
When DCFE is 1, the digital clamp loop is frozen.
LUMA FILTER
Data from the digital fine clamp block is processed by the three
sets of filters that follow. Note that the data format at this point
is CVBS for CVBS input or luma only for Y/C and YPrPb input
formats.
Luma antialias filter (YAA). The ADV7180 receives video
at a rate of 28.6363 MHz. (In the case of 4× oversampled
video, the ADC samples at 57.27 MHz, and the first deci-
mation is performed inside the DPP filters. Therefore, the
data rate into the ADV7180 is always 28.6363 MHz.) The
ITU-R BT.601 recommends a sampling frequency of
13.5 MHz. The luma antialias filter decimates the oversampled
video using a high quality linear phase, low-pass filter that
preserves the luma signal while at the same time attenuating
out-of-band components. The luma antialias filter (YAA)
has a fixed response.
Luma shaping filters (YSH). The shaping filter block is a
programmable low-pass filter with a wide variety of responses.
It can be used to selectively reduce the luma video signal
bandwidth (needed prior to scaling, for example). For
some video sources that contain high frequency noise,
reducing the bandwidth of the luma signal improves visual
picture quality. A follow-on video compression stage may
work more efficiently if the video is low-pass filtered.
The ADV7180 has two responses for the shaping filter: one
that is used for good quality composite, component, and SVHS
type sources, and a second for nonstandard CVBS signals.
The YSH filter responses also include a set of notches for
PAL and NTSC. However, using the comb filters for Y/C
separation is recommended.
Digital resampling filter. This block allows dynamic
resampling of the video signal to alter parameters such as
the time base of a line of video. Fundamentally, the resampler
is a set of low-pass filters. The actual response is chosen by
the system with no requirement for user intervention.
Figure 24 through Figure 27 show the overall response of all filters
together. Unless otherwise noted, the filters are set into a typical
wideband mode.
Y Shaping Filter
For input signals in CVBS format, the luma shaping filters play
an essential role in removing the chroma component from a
composite signal. Y/C separation must aim for best possible
crosstalk reduction while still retaining as much bandwidth
(especially on the luma component) as possible. High quality
Y/C separation can be achieved by using the internal comb
filters of the ADV7180. Comb filtering, however, relies on the
frequency relationship of the luma component (multiples of the
video line rate) and the color subcarrier (fSC). For good quality
CVBS signals, this relationship is known; the comb filter algorithms
can be used to separate luma and chroma with high accuracy.
In the case of nonstandard video signals, the frequency relationship
may be disturbed, and the comb filters may not be able to remove
all crosstalk artifacts in the best fashion without the assistance
of the shaping filter block.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M1DXK-2436J | IDC CABLE - MKR24K/MC24G/X |
| AD818AR-EBZ | BOARD EVAL FOR AD818AR |
| 5504970-2 | CABLE ASSEM FIBER SC-SC 2 METER |
| AD817AR-EBZ | BOARD EVAL FOR AD817AR |
| AD813AR-14-EBZ | BOARD EVAL FOR AD813AR-14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV7180-48EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder |
| EVAL-ADV7180-48EBZ-8P-CAL | 制造商:Analog Devices 功能描述: |
| EVAL-ADV7180LFEB | 制造商:Analog Devices 功能描述:ADV7180 EVAL BOARD - Bulk |
| EVAL-ADV7180LFEBZ | 功能描述:BOARD EVAL FOR ADV7180 LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-ADV7180LQEBZ | 功能描述:BOARD EVALUATION ADV7180 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。