- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16565 > EVAL-ADF4360-9EBZ1 (Analog Devices Inc)EVALUATION BOARD FOR ADF4360-9 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4360-9EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION BOARD FOR ADF4360-9 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-9 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 360MHz，1.6MHz PFD |
| 已供物品： | 板 |
| 其它名稱： | Q5254840 |
Data Sheet
ADF4360-9
Rev. C | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
1
CPGND
2
AVDD
3
AGND
4
RFOUTA
5
RFOUTB
6
VVCO
15 DGND
16 REFIN
17 CLK
18 DATA
14 CN
13 RSET
7
V
T
UNE
8
AG
ND
9
L1
1
AG
ND
12
C
10
L2
21
DV
DD
22
AG
ND
23
LD
24
C
P
20
DI
V
O
UT
19
LE
TOP VIEW
(Not to Scale)
ADF4360-9
07139-
003
NOTE
THE EXPOSED PADDLE MUST BE CONNECTED TO AGND.
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
2
AVDD
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. AVDD must have the same value as DVDD.
3, 8, 11, 22
AGND
Analog Ground. This is the ground return path of the prescaler and VCO.
4
RFOUTA
VCO Output. The output level is programmable from 0 dBm to 9 dBm. See the Output Matching section for a
description of the various output stages.
5
RFOUTB
VCO Complementary Output. The output level is programmable from 0 dBm to 9 dBm. See the Output
Matching section for a description of the various output stages.
6
VVCO
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. VVCO must have the same value as AVDD.
7
VTUNE
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP
output voltage.
9
L1
An external inductor to AGND should be connected to this pin to set the ADF4360-9 output frequency. L1 and
L2 need to be the same value. A 470 resistor should be added in parallel to AGND.
10
L2
An external inductor to AGND should be connected to this pin to set the ADF4360-9 output frequency. L1 and
L2 need to be the same value. A 470 resistor should be added in parallel to AGND.
12
CC
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
13
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current for the
synthesizer. The nominal voltage potential at the RSET pin is 0.6 V. The relationship between ICP and RSET is
ICPmax = 11.75/RSET
For example, RSET = 4.7 k and ICPmax = 2.5 mA.
14
CN
Internal Compensation Node. This pin must be decoupled to VVCO with a 10 F capacitor.
15
DGND
Digital Ground.
16
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of
100 k (see Figure 16). This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.
17
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the
24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
18
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a
high impedance CMOS input.
19
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the
four latches, and the relevant latch is selected using the control bits.
20
DIVOUT
This output allows the user to select VCO frequency divided by A or VCO frequency divided by 2A.
Alternatively, the scaled RF, or the scaled reference frequency, can be accessed externally through this output.
21
DVDD
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. DVDD must have the same value as AVDD.
23
LD
Lock Detect. The output on this pin is logic high to indicate that the part is in lock. Logic low indicates loss of lock.
24
CP
Charge Pump Output. When enabled, this provides ±ICP to the external loop filter, which in turn drives the
internal VCO.
EP
Exposed Pad. The exposed pad must be connected to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCM12DRYN-S13 | CONN EDGECARD 24POS .156 EXTEND |
| RCM12DRYH-S13 | CONN EDGECARD 24POS .156 EXTEND |
| HCM08DSEI-S13 | CONN EDGECARD 16POS .156 EXTEND |
| HBM08DSEI-S13 | CONN EDGECARD 16POS .156 EXTEND |
| ASPI-7318-2R5M-T | INDUCTOR SHIELD 2.5UH SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4602EB3Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-ADF4602EB5Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-ADF4XXXZ-USB | 功能描述:BOARD ADAPTER USB/PAR ADF4XXX RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| EVAL-ADF5000EB2Z | 功能描述:BOARD EVAL FOR ADF5000 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF5001EB2Z | 制造商:Analog Devices 功能描述:EVALUATION BOARDS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。