參數資料
型號: EVAL-ADF4360-8EBZ1
廠商: Analog Devices Inc
文件頁數: 2/24頁
文件大小: 0K
描述: BOARD EVALUATION FOR ADF4360-8
標準包裝: 1
主要目的: 計時,頻率合成器
嵌入式:
已用 IC / 零件: ADF4360-8
主要屬性: 帶 VCO 的單路整數-N PLL
次要屬性: 120MHz,1MHz PFD
已供物品: 板,線纜,軟件
相關產品: ADF4360-8BCPZ-ND - IC SYNTHESIZER VCO 24-LFCSP
ADF4360-8BCPZRL7TR-ND - IC SYNTHESIZER VCO 24LFCSP
ADF4360-8BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP
其它名稱: Q4990657
ADF4360-8
Rev. A | Page 10 of 24
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 16. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed, and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
04763-016
BUFFER
TO R COUNTER
REFIN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
Figure 16. Reference Input Stage
N COUNTER
The CMOS N counter allows a wide division ratio in the PLL
feedback counter. The counters are specified to work when the
VCO output is 400 MHz or less. To avoid confusion, this is re-
ferred to as the B counter. It makes it possible to generate output
frequencies that are spaced only by the reference frequency
divided by R. The VCO frequency equation is
R
f
B
f
REFIN
VCO
/
×
=
where:
fVCO
is the output frequency of the VCO.
B
is the preset divide ratio of the binary 13-bit counter (3 to 8191).
fREFIN
is the external reference frequency oscillator.
R COUNTER
The 14-bit R counter allows the input reference frequency to be
divided down to produce the reference clock to the phase fre-
quency detector (PFD). Division ratios from 1 to 16,383 are
allowed.
PFD AND CHARGE PUMP
The PFD takes inputs from the R counter and N counter
(N = BP + A) and produces an output proportional to the phase
and frequency difference between them. Figure 17 is a simpli-
fied schematic. The PFD includes a programmable delay ele-
ment that controls the width of the antibacklash pulse. This
pulse ensures that there is no dead zone in the PFD transfer
function, and minimizes phase noise and reference spurs. Two
bits in the R counter latch, ABP2 and ABP1, control the width of
the pulse (see Table 9).
04763-
017
PROGRAMMABLE
DELAY
U3
CLR2
Q2
D2
U2
CLR1
Q1
D1
CHARGE
PUMP
DOWN
UP
HI
U1
ABP1
ABP2
R DIVIDER
N DIVIDER
CP OUTPUT
R DIVIDER
N DIVIDER
CP
CPGND
VP
Figure 17. PFD Simplified Schematic and Timing (In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4360 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. The full truth table is shown in Table 7. Figure 18 shows
the MUXOUT section in block diagram form.
R COUNTER OUTPUT
N COUNTER OUTPUT
DIGITAL LOCK DETECT
DGND
CONTROL
MUX
MUXOUT
DVDD
04763-018
Figure 18. MUXOUT Circuit
相關PDF資料
PDF描述
VE-J7X-EY-S CONVERTER MOD DC/DC 5.2V 50W
MCP73213-B6SI/MF IC LI-ION/LI-POLY CTRLR 10-DFN
VE-J7W-EZ-F4 CONVERTER MOD DC/DC 5.5V 25W
VE-J7W-EZ-F2 CONVERTER MOD DC/DC 5.5V 25W
VE-J7W-EZ-F1 CONVERTER MOD DC/DC 5.5V 25W
相關代理商/技術參數
參數描述
EVAL-ADF4360-9EBZ1 功能描述:EVALUATION BOARD FOR ADF4360-9 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4602EB3Z 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
EVAL-ADF4602EB5Z 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
EVAL-ADF4XXXZ-USB 功能描述:BOARD ADAPTER USB/PAR ADF4XXX RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 配件 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關產品:1-Wire? 設備 產品目錄頁面:1429 (CN2011-ZH PDF)
EVAL-ADF5000EB2Z 功能描述:BOARD EVAL FOR ADF5000 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081