- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16232 > EVAL-ADF4360-1EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-1 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4360-1EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/24頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-1 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-1 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 2.25GHz，200kHz PFD |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4360-1BCPZ-ND - IC SYNTHESIZER VCO 24-LFCSP ADF4360-1BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-1BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP |
| 其它名稱： | Q4875592 Q5594761 |
ADF4360-1
Data Sheet
Rev. C | Page 10 of 24
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4360 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. The full truth table is shown in Table 7. Figure 13 shows
the MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital and analog. Digital lock detect is active high. When LDP
in the R counter latch is set to 0, digital lock detect is set high
when the phase error on three consecutive phase detector cycles
is less than 15 ns.
With LDP set to 1, five consecutive cycles of less than 15 ns
phase error are required to set the lock detect. It stays set high
until a phase error greater than 25 ns is detected on any subse-
quent PD cycle.
The N-channel open-drain analog lock detect should be operat-
ed with an external pull-up resistor of 10 k nominal. When
lock has been detected, the output will be high with narrow
low-going pulses.
R COUNTER OUTPUT
N COUNTER OUTPUT
DIGITAL LOCK DETECT
DGND
CONTROL
MUX
MUXOUT
DVDD
ANALOG LOCK DETECT
SDOUT
04414-013
Figure 13. MUXOUT Circuit
INPUT SHIFT REGISTER
The ADF4360 family’s digital section includes a 24-bit input
shift register, a 14-bit R counter, and an 18-bit N counter, com-
prising of a 5-bit A counter and a 13-bit B counter. Data is
clocked into the 24-bit shift register on each rising edge of CLK.
The data is clocked in MSB first. Data is transferred from the
shift register to one of four latches on the rising edge of LE. The
destination latch is determined by the state of the two control
bits (C2, C1) in the shift register. The two LSBs are DB1 and
DB0, as shown in Figure 2.
The truth table for these bits is shown in Table 5. Table 6 shows
a summary of how the latches are programmed. Note that the
test mode latch is used for factory testing and should not be
programmed by the user.
Table 5. C2 and C1 Truth Table
Control Bits
Data Latch
C2
C1
0
Control Latch
0
1
R Counter
1
0
N Counter (A and B)
1
Test Mode Latch
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 14, to allow a wide frequency range
to be covered without a large VCO sensitivity (KV) and resultant
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated. It
is important that the correct write sequence be followed at pow-
er-up. This sequence is
1. R counter latch
2. Control latch
3. N counter latch
During band select, which takes five PFD cycles, the VCO VTUNE
is disconnected from the output of the loop filter and connected
to an internal reference voltage.
04414-014
0.4
0.2
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.4
2.2
2.0
2.6
2.8
3.0
1850
1900
1950
2000
2050
2100
2150
2200
2250
2300
2350
2400
2450
2500
2550
2600
FREQUENCY (MHz)
VOLTAGE
(V)
Figure 14. Frequency vs. VTUNE, ADF4360-1
The R counter output is used as the clock for the band select
logic and should not exceed 1 MHz. A programmable divider is
provided at the R counter input to allow division by 1, 2, 4, or 8
and is controlled by Bits BSC1 and BSC2 in the R counter latch.
Where the required PFD frequency exceeds 1 MHz, the divide
ratio should be set to allow enough time for correct band
selection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J7V-EZ-F1 | CONVERTER MOD DC/DC 5.8V 25W |
| M3WWK-1440K | IDC CABLE - MPL14K/MC14F/MPL14K |
| MCP73223-C2SI/MF | IC LI IRON PHOSPHATE CTRLR 10DFN |
| VE-J7V-EY-S | CONVERTER MOD DC/DC 5.8V 50W |
| M3KKK-1440K | IDC CABLE - MPK14K/MC14F/MPK14K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4360-2EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-2 |
| EVAL-ADF4360-2EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4360-2 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-ADF4360-3EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-3 |
| EVAL-ADF4360-4EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Synthesizer and VCO |
| EVAL-ADF4360-4EBZ1 | 制造商:Analog Devices 功能描述:Evaluation Board Integrated Synthesizer And VCO 制造商:Analog Devices 功能描述:Evaluation Board I.C. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。