- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16232 > EVAL-ADF4360-1EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-1 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADF4360-1EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-1 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-1 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 2.25GHz，200kHz PFD |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4360-1BCPZ-ND - IC SYNTHESIZER VCO 24-LFCSP ADF4360-1BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-1BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP |
| 其它名稱： | Q4875592 Q5594761 |
Data Sheet
ADF4360-1
Rev. C | Page 21 of 24
FIXED FREQUENCY LO
Figure 18 shows the ADF4360-1 used as a fixed frequency LO at
2.2 GHz. The low-pass filter was designed using ADIsimPLL for
a channel spacing of 8 MHz and an open-loop bandwidth of
40 kHz. The maximum PFD frequency of the ADF4360-1 is
8 MHz. Because using a larger PFD frequency allows users to
use a smaller N, the in-band phase noise is reduced to as low as
possible, –99 dBc/Hz. The 40 kHz bandwidth is chosen to be
just greater than the point at which the open-loop phase noise
of the VCO is –99 dBc/Hz, thus giving the best possible inte-
grated noise. The typical rms phase noise (100 Hz to 100 kHz)
of the LO in this configuration is 0.3°. The reference frequency
is from a 16 MHz TCXO from Fox, thus an R value of 2 is pro-
grammed. Taking into account the high PFD frequency and its
effect on the band select logic, the band select clock divider is
enabled. In this case, a value of 8 is chosen. A very simple pull-
up resistor and dc blocking capacitor complete the RF output
stage.
SPI
COMPATIBLE
SERIAL
BUS
ADF4360-1
VVCO
FOX
801BE-160
16MHz
VVCO
CPGND
AGND
DGND RF
OUTB
RFOUTA
CP
1nF
3.3nF
15.0nF
51
51
51
100pF
1nF
10
F
4.7k
620
RSET
CC
LE
DATA
CLK
REFIN
CN
VTUNE
DVDD AVDD CE MUXOUT
5
4
24
7
20
23
2
21
6
14
16
17
18
19
13
1
3
8
9
10
11
22
15
12
VVDD
LOCK
DETECT
04414-022
Figure 18. Fixed Frequency LO
INTERFACING
The ADF4360 family has a simple SPI-compatible serial inter-
face for writing to the device. CLK, DATA, and LE control the
data transfer. When LE goes high, the 24 bits that are clocked
into the appropriate register on each rising edge of CLK get
transferred to the appropriate latch. See Figure 2 for the timing
diagram and Table 5 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This
means the maximum update rate possible is 833 kHz or one
update every 1.2 s. This is certainly more than adequate for
systems that will have typical lock times in hundreds of micro-
seconds.
ADuC812 Interface
Figure 19 shows the interface between the ADF4360 family and
the ADuC812 MicroConverter. Because the ADuC812 is based
on an 8051 core, this interface can be used with any 8051 based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4360 family
needs a 24-bit word, which is accomplished by writing three 8-
bit bytes from the MicroConverter to the device. When the
third byte is written, the LE input should be brought high to
complete the transfer.
04414-023
ADuC812
ADF4360-x
SCLK
SDATA
LE
CE
MUXOUT
(Lock Detect)
SCLOCK
MOSI
I/O Ports
Figure 19. ADuC812 to ADF4360-x Interface
I/O port lines on the ADuC812 are also used to control pow-
erdown (CE input) and detect lock (MUXOUT configured as
lock detect and polled by the port input). When operating in
the described mode, the maximum SCLOCK rate of the
ADuC812 is 4 MHz. This means that the maximum rate at
which the output frequency can be changed is 166 kHz.
ADSP-21xx Interface
Figure 20 shows the interface between the ADF4360 family and
the ADSP-21xx digital signal processor. The ADF4360 family
needs a 24-bit serial word for each latch write. The easiest way
to accomplish this using the ADSP-21xx family is to use the
autobuffered transmit mode of operation with alternate fram-
ing. This provides a means for transmitting an entire block of
serial data before an interrupt is generated.
04414-024
ADSP-21xx
ADF4360-x
SCLK
SDATA
LE
CE
MUXOUT
(Lock Detect)
SCLOCK
MOSI
TFS
I/O Ports
Figure 20. ADSP-21xx to ADF4360-x Interface
Set up the word length for 8 bits and use three memory loca-
tions for each 24-bit word. To program each 24-bit latch, store
the 8-bit bytes, enable the autobuffered mode, and write to the
transmit register of the DSP. This last operation initiates the
autobuffer transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J7V-EZ-F1 | CONVERTER MOD DC/DC 5.8V 25W |
| M3WWK-1440K | IDC CABLE - MPL14K/MC14F/MPL14K |
| MCP73223-C2SI/MF | IC LI IRON PHOSPHATE CTRLR 10DFN |
| VE-J7V-EY-S | CONVERTER MOD DC/DC 5.8V 50W |
| M3KKK-1440K | IDC CABLE - MPK14K/MC14F/MPK14K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4360-2EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-2 |
| EVAL-ADF4360-2EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4360-2 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-ADF4360-3EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-3 |
| EVAL-ADF4360-4EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Synthesizer and VCO |
| EVAL-ADF4360-4EBZ1 | 制造商:Analog Devices 功能描述:Evaluation Board Integrated Synthesizer And VCO 制造商:Analog Devices 功能描述:Evaluation Board I.C. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。