- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16859 > EVAL-ADF4106EBZ1 (Analog Devices Inc)BOARD EVAL FOR ADF4106 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADF4106EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 22/24頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADF4106 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4106 |
| 主要屬性： | 單路整數(shù)-N PLL |
| 次要屬性： | 6GHz 圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4106BCPZ-ND - IC PLL FREQ SYNTHESIZER 20LFCSP ADF4106BRUZ-R7-ND - IC PLL FREQ SYNTHESIZER 16TSSOP ADF4106BCPZ-R7-ND - IC PLL FREQ SYNTHESIZER 20LFCSP ADF4106BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 20LFCSP ADF4106BRUZ-RL-ND - IC PLL FREQ SYNTHESIZER 16TSSOP ADF4106BRUZ-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP ADF4106BRU-REEL7-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP ADF4106BRU-REEL-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP ADF4106BRU-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)
Data Sheet
ADF4106
Rev. E | Page 7 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
02720-003
RSET
CP
CPGND
AGND
1
2
3
4
5
6
7
8
RFINB
RFINA
AVDD
REFIN
MUXOUT
LE
DATA
CLK
CE
DGND
16
15
14
13
12
11
10
9
VP
DVDD
TOP VIEW
(Not to Scale)
ADF4106
NOTE: TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
Figure 3. 16-Lead TSSOP Pin Configuration
02720-
004
15 MUXOUT
14 LE
13 DATA
12 CLK
CPGND 1
AGND 2
AGND 3
20
C
P
11 CE
6
7
8
DG
ND
9
DG
ND
10
19
18
17
16
RFINB 4
RFINA 5
R
SET
V
P
DV
DD
DV
DD
PIN 1
INDICATOR
TOP VIEW
ADF4106
A
V
DD
A
V
DD
RE
F
IN
NOTES
1. TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
2. THE EXPOSED PAD MUST BE
CONNECTED TO AGND.
Figure 4. 20-Lead LFCSP_VQ Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
TSSOP
Pin No.
LFCSP
Mnemonic
Function
1
19
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current.
The nominal voltage potential at the RSET pin is 0.66 V. The relationship between ICP and RSET is
SET
MAX
CP
R
I
5
.
25
=
So, with RSET = 5.1 k, ICP MAX = 5 mA.
2
20
CP
Charge Pump Output. When enabled, this provides ±ICP to the external loop filter, which in turn
drives the external VCO.
3
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RFINB
Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with
a small bypass capacitor, typically 100 pF. See Figure 18.
6
5
RFINA
Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
7
6, 7
AVDD
Analog Power Supply. This may range from 2.7 V to 3.3 V. Decoupling capacitors to the analog ground
plane should be placed as close as possible to this pin. AVDD must be the same value as DVDD.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input
resistance of 100 k. See Figure 18. This input can be driven from a TTL or CMOS crystal oscillator or
it can be ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump output
into three-state mode. Taking the pin high powers up the device, depending on the status of the
power-down bit, F2.
11
12
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched
into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits.
This input is a high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one
of the four latches with the latch being selected using the control bits.
14
15
MUXOUT
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency
to be accessed externally.
15
16, 17
DVDD
Digital Power Supply. This may range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground
plane should be placed as close as possible to this pin. DVDD must be the same value as AVDD.
16
18
VP
Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V,
it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5 V.
EP
Exposed Pad. The exposed pad must be connected to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9552/PCBZ | BOARD EVALUATION FOR AD9552 |
| AD9522-5/PCBZ | BOARD EVALUATION FOR AD9522-5 |
| MLK1005S1N0S | INDUCTOR MULTILAYER 1.0NH 0402 |
| V110B12E150BL3 | CONVERTER MOD DC/DC 12V 150W |
| V110B12E150BL2 | CONVERTER MOD DC/DC 12V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4108EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer |
| EVAL-ADF4108EBZ1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4108 制造商:Analog Devices 功能描述:ADF4108 Evaluation Board 制造商:Analog Devices 功能描述:ADF4108, PLL FREQUENCY SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Silicon Core Number:ADF4108; Kit Application Type:Clock & Timing; Application Sub Type:PLL Frequency Synthesizer; MCU Supported Families:ADF4108 ;RoHS Compliant: Yes |
| EVAL-ADF4112EB1 | 制造商:Analog Devices 功能描述:RF PLL FREQUENCY SYNTHESIZERS |
| EVAL-ADF4112EBZ1 | 功能描述:BOARD EVAL FOR ADF4112 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| EVAL-ADF4113EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:GSM900 Evaluation Board For PLL Frequency Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。