- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362743 > EPC4 (Altera Corporation) Configuration Devices for SRAM-Based LUT Devices PDF資料下載
參數(shù)資料
| 型號： | EPC4 |
| 廠商： | Altera Corporation |
| 英文描述： | Configuration Devices for SRAM-Based LUT Devices |
| 中文描述： | 配置SRAM器件基于LUT的器件 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大小： | 283K |
| 代理商： | EPC4 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Altera Corporation
7
Configuration Devices for SRAM-Based LUT Devices Data Sheet
Device
Configuration
The control signals for configuration devices—
nCS
,
OE
, and
DCLK
—
interface directly with APEX II, APEX 20K, Mercury, ACEX 1K, and FLEX
device control signals. All APEX II, APEX 20K, Mercury, ACEX 1K, and
FLEX devices can be configured by a configuration device without
requiring an external intelligent controller.
The configuration device’s
OE
and
nCS
pins control the tri-state buffer on
the
DATA
output pin, and enable the address counter (and the oscillator in
EPC4, EPC 8, EPC16, EPC2, EPC1, and EPC1441 devices). When
OE
is
driven low, the configuration device resets the address counter and tri-
states its
DATA
pin. The
nCS
pin controls the output of the configuration
device. If
nCS
is held high after the
OE
reset pulse, the counter is disabled
and the
DATA
output pin is tri-stated. When
nCS
is driven low, the counter
and
DATA
output pin are enabled. When
OE
is driven low again, the
address counter is reset and the
DATA
output pin is tri-stated, regardless
of the state of
nCS
.
1
The EPC4, EPC8, EPC16, EPC2, EPC1, and EPC1441 devices
determine the operation mode and whether the APEX 20K,
Mercury, ACEX 1K, FLEX 10K, FLEX 8000, or FLEX 6000
protocols should be used when
OE
is driven high.
When the configuration device has driven out all of its data and has
driven
nCASC
low, the device tri-states the
DATA
pin to avoid contention
with other configuration devices.
The EPC2 device allows the user to initiate configuration of the PLD via
an additional pin,
nINIT_CONF
, that can be tied to the
nCONFIG
pin of the
PLD(s) to be configured. A JTAG instruction causes the EPC4, EPC8,
EPC16, and EPC2 device to drive
nINIT_CONF
low, which in turn pulls
nCONFIG
low. The EPC4, EPC8, EPC16, and EPC2 device then drives
nINIT_CONF
high to start configuration. When the JTAG state machine
exits this state,
nINIT_CONF
releases
nCONFIG
and configuration is
initiated.
1
An EPC4, EPC8, EPC16, and EPC2 device can be programmed
with a POF generated for an EPC1 or EPC1441 device, however,
an EPC2 device cannot configure FLEX 6000 or FLEX 8000
devices. An EPC1 device can be programmed using a POF
generated for an EPC1441 device.
相關PDF資料 |
PDF描述 |
|---|---|
| EPC8 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1 | 433800612 |
| EPC1 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064V | Configuration Devices for SRAM-Based LUT Devices |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC-4 | 制造商:Curtis Industries 功能描述: |
| EPC40-30B25 | 制造商:Pulse 功能描述:- Bulk |
| EPC-440-0.9 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-440-1.4 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-440-2.5 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復。