- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362743 > EPC4 (Altera Corporation) Configuration Devices for SRAM-Based LUT Devices PDF資料下載
參數(shù)資料
| 型號： | EPC4 |
| 廠商： | Altera Corporation |
| 英文描述： | Configuration Devices for SRAM-Based LUT Devices |
| 中文描述： | 配置SRAM器件基于LUT的器件 |
| 文件頁數(shù)： | 28/36頁 |
| 文件大?。?/td> | 283K |
| 代理商： | EPC4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
28
Altera Corporation
Configuration Devices for SRAM-based LUT Devices Data Sheet
IEEE Std.
1149.1 (JTAG)
Boundary-Scan
Testing
The EPC2 provides JTAG BST circuitry that complies with the IEEE Std.
1149.1-1990 specification. JTAG boundary-scan testing can be performed
before or after configuration, but not during configuration. The EPC2
device supports the JTAG instructions shown in
Table 10
.
The ISP circuitry in EPC2, EPC4, EPC8, and EPC16 devices is compatible
with tools that support the IEEE Std. 1532. The IEEE Std. 1532 is a standard
developed to allow concurrent ISP between multiple PLD vendors.
f
For EPC4, EPC8, and EPC16 JTAG instruction, refer to the
Enhanced
Configuration Devices (EPC4, EPC8, & EPC16) Data Sheet
.
f
For more information, see
Application Note 39 (IEEE 1149.1 (JTAG)
Boundary-Scan Testing in Altera Devices)
.
Figure 10
shows the timing requirements for the JTAG signals.
Table 10. EPC2 JTAG Instructions
JTAG Instruction
Description
SAMPLE/PRELOAD
Allows a snapshot of a signal at the device pins to be captured and examined during
normal device operation, and permits an initial data pattern output at the device pins.
Allows the external circuitry and board-level interconnections to be tested by forcing a
test pattern at the output pins and capturing results at the input pins.
Places the 1-bit bypass register between the
TDI
and
TDO
pins, which allows the BST
data to pass synchronously through a selected device to adjacent devices during
normal device operation.
Selects the device IDCODE register and places it between
TDI
and
TDO
, allowing the
device IDCODE to be serially shifted out of
TDO
. The device IDCODE for the EPC2
configuration device is shown below:
0000 0001000000000010 00001101110 1
Selects the USERCODE register and places it between
TDI
and
TDO
, allowing the
USERCODE to be serially shifted out of
TDO
. The 32-bit USERCODE is a
programmable user-defined pattern.
These instructions are used when programming an EPC2 device via JTAG ports with
a MasterBlaster, ByteBlaster MV, ByteBlaster, or BitBlaster download cable, or using
a Jam STAPL File (
.jam
), Jam STAPL Byte-Code File (
.jbc
), or SVF File via an
embedded processor.
This function allows the user to initiate the APEX or FLEX configuration process by
tying
nINIT_CONF
to the APEX or FLEX device(s)
nCONFIG
pin(s). After this
instruction is updated, the
nINIT_CONF
pin is driven low. When the Initiate
Configuration instruction is cleared,
nINIT_CONF
is released, which starts the APEX
or FLEX device configuration. This instruction is used by the MAX+PLUS II software,
Jam STAPL Files, and JBC Files.
EXTEST
BYPASS
IDCODE
USERCODE
ISP Instructions
INIT_CONF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC8 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1 | 433800612 |
| EPC1 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064V | Configuration Devices for SRAM-Based LUT Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC-4 | 制造商:Curtis Industries 功能描述: |
| EPC40-30B25 | 制造商:Pulse 功能描述:- Bulk |
| EPC-440-0.9 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-440-1.4 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
| EPC-440-2.5 | 制造商:EPIGAP 制造商全稱:EPIGAP 功能描述:Photodiode-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。