- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97909 > EM6821TQ52B Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0°C to 70°C; Package: 8-EPSOIC PDF資料下載
參數(shù)資料
| 型號： | EM6821TQ52B |
| 英文描述： | Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0°C to 70°C; Package: 8-EPSOIC |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 36/69頁 |
| 文件大?。?/td> | 852K |
| 代理商： | EM6821TQ52B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
EM6821
10/01, Revision A/386
Copyright
2001, EM Microelectronic-Marin SA
41
www.emmicroelectronic.com
10. Interrupt Controller
The EM6821 has 12 different interrupt request sources, each of which is maskable. Five of them come from
external sources and seven from internal sources.
External(4)
- Port A,
PA[3] .. PA[0] inputs
- Serial Interface
Internal(8)
- Prescaler
Ck[1], Blink, 32Hz/8Hz
- Melody timer
- Serial Interface
- Millisecond-Counter 1/10Sec or 1Sec
- 10-bit Counter
Count0, CountComp
To be able to send an interrupt to the CPU, at least one of the interrupt request flags must ‘1’ (IRQxx) and the
general interrupt enable bit IntEn located in the register RegSysCntl1 must be set to 1. The interrupt request
flags can only be set high by a positive edge on the IRQxx data flip-flop while the corresponding mask register
bit (MaskIRQxx) is set to 1.
At power on or after any reset all interrupt request mask registers are cleared and therefore do not allow any
interrupt request to be stored. Also the general interrupt enable IntEn is set to 0 (No IRQ to CPU) by reset.
After each read operation on the interrupt request registers RegIRQ1, RegIRQ2 or RegIRQ3 the contents of the
addressed register are reset. Therefore one has to make a copy of the interrupt request register if there was
more than one interrupt to treat. Each interrupt request flag may also be reset individually by writing 1 into it .
Interrupt handling priority must be resolved through software by deciding which register and which flag inside
the register need to be serviced first.
Since the CPU has only one interrupt subroutine and the IRQxx registers are cleared after reading, the CPU
does not miss any interrupt request which comes during the interrupt service routine. If any occurs during this
time a new interrupt will be generated as soon as the software comes out of the current interrupt subroutine.
Figure 31. Interrupt Controller Block Diagram
Interrupt Request
Capture Register
12 Input-OR
Read
ClrIntBit
Reset
General
INT En
IRQ
to P
One of these Blocks for each IRQ
DB
DB[n]
IRQxx
Write
Mask
Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EM6821TQ52D | Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 8-SOIC |
| EM73MA89B | Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 8-EPSOIC T&R |
| EM78156E | Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0°C to 70°C; Package: 14-SOIC |
| EM78458 | Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0°C to 70°C; Package: 16-QFN |
| EM78459 | Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 14-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EM685 | 制造商:Distributed By MCM 功能描述:UTILITY MOTOR |
| EM68C16CWVB-25H | 制造商:Etron 功能描述:DDRII SDRAM,1Gb,64M*16,Pb & Halogen free |
| EM6A8160TSA | 制造商:ETRON 制造商全稱:ETRON 功能描述:4M x 16 DDR Synchronous DRAM (SDRAM) |
| EM6A8160TSA-5G | 制造商:ETRON 制造商全稱:ETRON 功能描述:4M x 16 DDR Synchronous DRAM (SDRAM) |
| EM6A9160 | 制造商:ETRON 制造商全稱:ETRON 功能描述:8M x 16 DDR Synchronous DRAM (SDRAM) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。