- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3793 > EFM32TG210F32 (Energy Micro)MCU 32BIT 32KB FLASH 32-QFN PDF資料下載
參數(shù)資料
| 型號： | EFM32TG210F32 |
| 廠商： | Energy Micro |
| 文件頁數(shù)： | 45/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU 32BIT 32KB FLASH 32-QFN |
| 特色產(chǎn)品： | EFM32 Tiny Gecko |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Tiny Gecko |
| 核心處理器： | ARM? Cortex?-M3 |
| 芯體尺寸： | 32-位 |
| 速度： | 32MHz |
| 連通性： | EBI/EMI，I²C，IrDA，智能卡，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 24 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 3.8 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x12b，D/A 1x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 32-VQFN 裸露焊盤 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 914-1034-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
16
www.energymicro.com
Device
The processor preserves transaction order relative to other transactions to
Device or Strongly-ordered memory.
Strongly-ordered
The processor preserves transaction order relative to all other transactions.
The different ordering requirements for Device and Strongly-ordered memory mean that the memory
system can buffer a write to Device memory, but must not buffer a write to Strongly-ordered memory.
The additional memory attributes include.
Execute Never (XN)
Means the processor prevents instruction accesses. Any attempt to fetch an
instruction from an XN region causes a memory management fault exception.
2.2.2 Memory system ordering of memory accesses
For most memory accesses caused by explicit memory access instructions, the memory system does not
guarantee that the order in which the accesses complete matches the program order of the instructions,
providing this does not affect the behavior of the instruction sequence. Normally, if correct program
execution depends on two memory accesses completing in program order, software must insert a
memory barrier instruction between the memory access instructions, see Section 2.2.4 (p. 17) .
However, the memory system does guarantee some ordering of accesses to Device and Strongly-
ordered memory. For two memory access instructions A1 and A2, if A1 occurs before A2 in program
order, the ordering of the memory accesses caused by two instructions is:
Norm al access
Device access, non-shareable
Device access, shareable
St rongly-ordered access
Norm al
access
Non-shareable
Shareable
St rongly-
ordered
access
Device access
A1
A2
-
<
-
<
-
<
-
<
Where:
-
Means that the memory system does not guarantee the ordering of the accesses.
<
Means that accesses are observed in program order, that is, A1 is always observed before A2.
2.2.3 Behavior of memory accesses
The behavior of accesses to each region in the memory map is:
Table 2.11. Memory access behavior
Address
range
Memory region
Memory
type
XN
Description
0x00000000
-
0x1FFFFFFF
Code
Normal
1
-
Executable region for program code. You can also put data here.
0x20000000
-
0x3FFFFFFF
SRAM
Normal
1
-
Executable region for data. You can also put code here.This region
includes bit band and bit band alias areas, see Table 2.12 (p. 18)
.
0x40000000
-
0x5FFFFFFF
Peripheral
Device
1
XN
1
This region includes bit band and bit band alias areas, see
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC565CZP56 | IC MPU 32BIT IM FLASH 388-PBGA |
| C8051F587-IQ | IC 8051 MCU 96K FLASH 32-QFP |
| MC68HC11F1CFN2 | IC MCU 512 EEPROM 2MHZ 68-PLCC |
| MC68HC11F1CFN3 | IC MCU 512 EEPROM 3MHZ 68-PLCC |
| MC68HC11F1CFN4 | IC MCU 512 EEPROM 4MHZ 68-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32TG210F32-QFN32 | 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Cut TR (SOS) 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
| EFM32TG210F32-QFN32T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays |
| EFM32TG210F32-QFN32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
| EFM32-TG210F32-SK | 功能描述:IC MICRO KIT GECKO 32QFN RoHS:是 類別:套件 >> 半導(dǎo)體產(chǎn)品 - IC 元件分類 系列:Tiny Gecko 其它有關(guān)文件:NXPLOGIC2-KIT-ND Contents 標(biāo)準(zhǔn)包裝:1 系列:74AUP 套件類型:邏輯 值:180 件 - 18 種值各 10 件 包裝:- 安裝類型:表面貼裝 包括封裝:6-XSON，8-XSON，8-XQFN 產(chǎn)品目錄頁面:2653 (CN2011-ZH PDF) 工具箱內(nèi)容:(10) 568-4391-1-ND - IC GATE MULT-FUNC CONFIG 6-XSON(10) 568-4390-1-ND - IC CONFIG MULT-FUNC GATE 6-XSON(10) 568-4389-1-ND - IC GATE DUAL FUNCTION 8-XSON(10) 568-4388-1-ND - IC GATE DUAL FUNCTION 8-XQFN(10) 568-4387-1-ND - IC F-F D-TYPE POS EDGE 8-XSON(10) 568-4386-1-ND - IC F-F D-TYPE POS EDGE 8-XQFN(10) 568-4385-1-ND - IC CONFIG MULTI-FUNC GATE 6-XSON(10) 568-4384-1-ND - IC EX-OR GATE 3-IN 6-XSON(10) 568-4383-1-ND - IC F-F D-TYPE POS EDGE 6-XSON(10) 568-4382-1-ND - IC LATCH D-TYPE 6-XSON更多... 其它名稱:NXPLOGIC2-KIT |
| EFM32TG210F32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 32QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。