- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384277 > EDD1232ABBH-5C-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDD1232ABBH-5C-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM |
| 中文描述： | 4M X 32 DDR DRAM, 0.7 ns, PBGA144 |
| 封裝： | ROHS COMPLIANT, FBGA-144 |
| 文件頁數(shù)： | 40/51頁 |
| 文件大?。?/td> | 518K |
| 代理商： | EDD1232ABBH-5C-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
EDD1232ABBH
Data Sheet E0874E40 (Ver. 4.0)
40
Refresh Requirements
The 128M (X32) DDR SDRAM requires a refresh of all rows in any rolling 32ms interval. Each refresh is generated
in one of two ways
:
by an explicit automatic refresh command, or by an internally timed event in self-refresh mode.
Dividing the number of device rows into the rolling 32ms interval defines the average refresh interval, tREFI, which is
a guideline to controllers for distributed refresh timing.
Auto-Refresh
When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters the automatic
refresh mode (REF). All banks of the 128M (X32) DDR SDRAM must be precharged and idle for a minimum of the
precharge time (tRP) before the auto refresh command (REF) can be applied. An address counter, internal to the
device, supplies the bank address during the refresh cycle. No control of the external address bus is required once
this cycle has started.
When the refresh cycle has completed, all banks will be in the precharged (idle) state. A delay between the auto
refresh command (REF) and the next activate command or subsequent auto refresh command must be greater than
or equal to the auto refresh cycle time (tRFC).
To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh
interval is provided. A maximum of 8 refresh commands can be posted to any given DDR SDRAM, meaning that the
maximum absolute interval between any refresh command and the next Refresh command is 9
×
tREFI.
Burst refreshing or posting by the DRAM controller greater than 8 refresh cycles is not allowed.
NOP
PRE
CK
/CK
t0
t1
t2
t3
CKE
Command
≥
tRP
VIH
≥
tRFC
≥
tRFC
REF
REF
NOP
Any
Command
Auto-Refresh
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD2504AKTA-6B-E | 256M bits DDR SDRAM (64M words x 4 bits) |
| EDD2504AKTA-7A-E | 256M bits DDR SDRAM (64M words x 4 bits) |
| EDD2504AKTA | 256M bits DDR SDRAM (64M words x 4 bits) |
| EDD2504AKTA-6B | 256M bits DDR SDRAM (64M words x 4 bits) |
| EDD2504AKTA-7A | 256M bits DDR SDRAM (64M words x 4 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1232ACBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH-5B-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH-6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH-6B-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| ED-D15TF-K | 制造商:IXYS Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。