- 您現在的位置：買賣IC網 > PDF目錄384277 > EDD1232AAFA-7A-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM (4M words x 32 bits) PDF資料下載
參數資料
| 型號： | EDD1232AAFA-7A-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM (4M words x 32 bits) |
| 中文描述： | 4M X 32 DDR DRAM, 0.75 ns, PQFP100 |
| 封裝： | ROHS COMPLIANT, PLASTIC, LQFP-100 |
| 文件頁數： | 19/50頁 |
| 文件大小： | 621K |
| 代理商： | EDD1232AAFA-7A-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
EDD1232AABH
Data Sheet E0533E50 (Ver. 5.0)
19
Command Truth Table for CKE
Current State
CKE
n – 1 n
/CS /RAS /CAS /WE Address
Operation
Notes
Self refresh
H
×
×
×
×
×
×
INVALID, CK (n-1) would exit self refresh
L
H
H
×
×
×
×
Self refresh recovery
L
H
L
H
H
×
×
Self refresh recovery
L
H
L
H
L
×
×
ILLEGAL
L
H
L
L
×
×
×
ILLEGAL
L
L
×
×
×
×
×
Maintain self refresh
Self refresh recovery
H
H
H
×
×
×
×
Idle after tRC
H
H
L
H
H
×
×
Idle after tRC
H
H
L
H
L
×
×
ILLEGAL
H
H
L
L
×
×
×
ILLEGAL
H
L
H
×
×
×
×
ILLEGAL
H
L
L
H
H
×
×
ILLEGAL
H
L
L
H
L
×
×
ILLEGAL
H
L
L
L
×
×
×
ILLEGAL
Power down
H
×
×
×
×
×
INVALID, CK (n – 1) would exit power down
L
H
H
×
×
×
×
EXIT power down
→
Idle
L
H
L
H
H
H
×
L
L
×
×
×
×
×
Maintain power down mode
All banks idle
H
H
H
×
×
×
Refer to operations in Function Truth Table
H
H
L
H
×
×
Refer to operations in Function Truth Table
H
H
L
L
H
×
Refer to operations in Function Truth Table
H
H
L
L
L
H
×
CBR (auto) refresh
H
H
L
L
L
L
OPCODE Refer to operations in Function Truth Table
H
L
H
×
×
×
Refer to operations in Function Truth Table
H
L
L
H
×
×
Refer to operations in Function Truth Table
H
L
L
L
H
×
Refer to operations in Function Truth Table
H
L
L
L
L
H
×
Self refresh
1
H
L
L
L
L
L
OPCODE Refer to operations in Function Truth Table
L
×
×
×
×
×
×
Power down
1
Row active
H
×
×
×
×
×
×
Refer to operations in Function Truth Table
Remark: H: VIH. L: VIL.
×
: VIH or VIL
Note: Self refresh can be entered only from the all banks idle state. Power down can be entered only from all
banks idle or row active state.
L
×
×
×
×
×
×
Power down
1
相關PDF資料 |
PDF描述 |
|---|---|
| EDD1232AABH-7A-E | GT 3C 3#16S PIN PLUG |
| EDD1232ABBH | 128M bits DDR SDRAM |
| EDD1232ABBH-5C-E | 128M bits DDR SDRAM |
| EDD2504AKTA-6B-E | 256M bits DDR SDRAM (64M words x 4 bits) |
| EDD2504AKTA-7A-E | 256M bits DDR SDRAM (64M words x 4 bits) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EDD1232ABBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ABBH-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH-5B-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1232ACBH-6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。