參數資料
型號： DSPB56362AG120
廠商： Freescale Semiconductor
文件頁數： 81/152頁
文件大小： 0K
描述： IC DSP 24BIT AUD 120MHZ 144-LQFP
標準包裝： 60
系列： DSP56K/Symphony
類型： 音頻處理器
接口： 主機接口，I²C，SAI，SPI
時鐘速率： 120MHz
非易失內存： ROM（126 kB）
芯片上RAM： 42kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-LQFP
供應商設備封裝： 144-LQFP（20x20）
包裝： 托盤
Reset, Stop, Mode Select, and Interrupt Timing
DSP56362 Technical Data, Rev. 4
3-8
Freescale Semiconductor
19 Delay from address output valid caused by first interrupt
instruction execute to interrupt request deassertion for
level sensitive fast interrupts6
(3.75 + WS)
× T
C –
10.94
—Note7
ns
20 Delay from RD assertion to interrupt request
deassertion for level sensitive fast interrupts6
(3.25 + WS)
× T
C –
10.94
—
—
21 Delay from WR assertion to interrupt request
deassertion for level sensitive fast interrupts6 8
DRAM for all WS
SRAM WS =1
SRAM WS=2, 3
SRAM WS
≥ 4
(WS + 3.5)
× T
C –
10.94
(WS + 3.5)
× T
C –
10.94
1.75
× T
C – 4.0
2.75
× T
C – 4.0
—
—
ns
22 Synchronous interrupt setup time from IRQA, IRQB,
IRQC, IRQD, NMI assertion to the CLKOUT Transition 2
0.6
× T
C – 0.1
5.9
4.9
—
ns
23 Synchronous interrupt delay time from the CLKOUT
Transition 2 to the first external address output valid
caused by the first instruction fetch after coming out of
Wait Processing state
Minimum
Maximum
9.25
× T
C + 1.0
24.75
× T
C + 5.0
93.5
—
252.5
78.1
—
211.2
ns
24 Duration for IRQA assertion to recover from Stop state
0.6
× T
C 0.1
5.9
—
4.9
—
ns
25 Delay from IRQA assertion to fetch of first instruction
(when exiting Stop)9, 3
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is enabled (OMR Bit 6 = 0)
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is not enabled (OMR Bit 6 = 1)
PLL is active during Stop (PCTL Bit 17 = 1) (Implies
No Stop Delay)
PLC
× ET
C × PDF +
(128 K
PLC/2) × T
C
PLC
× ET
C × PDF +
(23.75
± 0.5) × T
C
(8.25
± 0.5) × T
C
1.3
232.5 ns
77.5
13.6
12.3 ms
87.5
—
64.6
—
72.9
ms
ns
26 Duration of level sensitive IRQA assertion to ensure
interrupt service (when exiting Stop)9, 3
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is enabled (OMR Bit 6 = 0)
PLL is not active during Stop (PCTL Bit 17 = 0) and
Stop delay is not enabled (OMR Bit 6 = 1)
PLL is active during Stop (PCTL Bit 17 = 1) (implies
no Stop delay)
PLC
× ET
C × PDF +
(128K
PLC/2) × T
C
PLC
× ET
C × PDF +
(20.5
± 0.5) × T
C
5.5
× T
C
13.6
12.3
55.0
—
—45.8
—
ms
ns
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing 100 and 120 MHz Values1 (continued)
No
Characteristics
Expression2
100 MHz
120 MHz
Unit
Min
Max
Min
Max
相關PDF資料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相關代理商/技術參數
參數描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:數字信號處理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*