參數(shù)資料
型號: DSPB56362AG120
廠商: Freescale Semiconductor
文件頁數(shù): 106/152頁
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
標(biāo)準(zhǔn)包裝: 60
系列: DSP56K/Symphony
類型: 音頻處理器
接口: 主機接口,I²C,SAI,SPI
時鐘速率: 120MHz
非易失內(nèi)存: ROM(126 kB)
芯片上RAM: 42kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
External Memory Expansion Port (Port A)
DSP56362 Technical Data, Rev. 4
Freescale Semiconductor
3-31
172
RAS assertion to row address not valid
tRAH
1.75
× T
C 4.0
17.9
ns
173
Column address valid to CAS assertion
tASC
0.75
× T
C 4.0
5.4
ns
174
CAS assertion to column address not valid
tCAH
3.25
× T
C 4.0
36.6
ns
175
RAS assertion to column address not valid
tAR
5.75
× T
C 4.0
67.9
ns
176
Column address valid to RAS deassertion
tRAL
4
× T
C 4.0
46.0
ns
177
WR deassertion to CAS assertion
tRCS
2
× T
C 3.8
21.2
ns
178
CAS deassertion to WR5 assertion
tRCH
1.25
× T
C 3.7
11.9
ns
179
RAS deassertion to WR5 assertion
tRRH
0.25
× T
C 3.0
0.1
ns
180
CAS assertion to WR deassertion
tWCH
3
× T
C 4.2
33.3
ns
181
RAS assertion to WR deassertion
tWCR
5.5
× T
C 4.2
64.6
ns
182
WR assertion pulse width
tWP
8.5
× T
C 4.5
101.8
ns
183
WR assertion to RAS deassertion
tRWL
8.75
× T
C 4.3
105.1
ns
184
WR assertion to CAS deassertion
tCWL
7.75
× T
C 4.3
92.6
ns
185
Data valid to CAS assertion (write)
tDS
4.75
× T
C 4.0
55.4
ns
186
CAS assertion to data not valid (write)
tDH
3.25
× T
C 4.0
36.6
ns
187
RAS assertion to data not valid (write)
tDHR
5.75
× T
C 4.0
67.9
ns
188
WR assertion to CAS assertion
tWCS
5.5
× T
C 4.3
64.5
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× T
C 4.0
14.8
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
1.75
× T
C 4.0
17.9
ns
191
RD assertion to RAS deassertion
tROH
8.5
× T
C 4.0
102.3
ns
192
RD assertion to data valid
tGA
7.5
× T
C 6.5
87.3
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C 0.3
9.1
ns
195
WR deassertion to data high impedance
0.25
× T
C
—3.1
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 The asynchronous delays specified in the expressions are valid for DSP56362.
5 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression4
80 MHz
Unit
Min
Max
相關(guān)PDF資料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: