參數(shù)資料
型號： DSP56F801FA80E
廠商： Freescale Semiconductor
文件頁數(shù)： 3/48頁
文件大?。?/td> 0K
描述： IC DSP 60MHZ 16KB FLASH 48-LQFP
標(biāo)準(zhǔn)包裝： 250
系列： 56F8xx
核心處理器： 56800
芯體尺寸： 16-位
速度： 80MHz
連通性： SCI，SPI
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 11
程序存儲器容量： 20KB（10K x 16）
程序存儲器類型： 閃存
RAM 容量： 2K x 16
電壓 - 電源 (Vcc/Vdd)： 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 48-LQFP
包裝： 托盤
Interrupt and Program Control Signals
56F801 Technical Data, Rev. 17
Freescale Semiconductor
11
2.4 Interrupt and Program Control Signals
2.5 Pulse Width Modulator (PWM) Signals
1
XTAL
GPIOB3
Output
Input/
Output
Chip-
driven
Input
Crystal Oscillator Output—This output should be connected to an 8MHz
external crystal or ceramic resonator. For more information, please refer to
This pin can also be connected to an external clock source. For more
information, please refer to Section 3.5.3.
Port B GPIO—This multiplexed pin is a General Purpose I/O (GPIO) pin that
can be programmed as an input or output pin. This I/O can be utilized when
using the on-chip relaxation oscillator so the XTAL pin is not needed.
Table 2-6 Interrupt and Program Control Signals
No. of
Pins
Signal
Name
Signal
Type
State
During Reset
Signal Description
1
IRQA
Input
(Schmitt)
Input
External Interrupt Request A—The IRQA input is a synchronized
external interrupt request that indicates that an external device is
requesting service. It can be programmed to be level-sensitive or
negative-edge- triggered.
1
RESET
Input
(Schmitt)
Input
Reset—This input is a direct hardware reset on the processor. When
RESET is asserted low, the controller is initialized and placed in the
Reset state. A Schmitt trigger input is used for noise immunity. When the
RESET pin is deasserted, the initial chip operating mode is latched from
the EXTBOOT pin. The internal reset signal will be deasserted
synchronous with the internal clocks, after a fixed number of internal
clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and it is
necessary not to reset the OnCE/JTAG module. In this case, assert
RESET, but do not assert TRST.
Table 2-7 Pulse Width Modulator (PWMA) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
6
PWMA0-5
Output
Tri-stated
PWMA0-5— These are six PWMA output pins.
1
FAULTA0
Input
(Schmitt)
Input
FAULTA0— This fault input pin is used for disabling selected PWMA
outputs in cases where fault conditions originate off-chip.
Table 2-5 PLL and Clock (Continued)
No. of
Pins
Signal
Name
Signal
Type
State
During Reset
Signal Description
相關(guān)PDF資料
PDF描述
DSP56F802TA80E IC DSP 60MHZ 16KB FLASH 32-LQFP
DSP56F803BU80E IC DSP 80MHZ 64KB FLASH 100LQFP
DSP56F805FV80E IC DSP 80MHZ 64KB FLASH 144LQFP
DSP56F807VF80E IC DSP 80MHZ 60K FLASH 160-BGA
DSP56F826BU80 IC DSP 80MHZ 64KB FLASH 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56F801FA80E 制造商:Freescale Semiconductor 功能描述:IC
DSP56F801PB 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-bit Digital Signal Processor
DSP56F802 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56F802PB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F802 16-Bit Hybrid Controller Product Brief
DSP56F802TA60 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 60Mhz/30MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*