參數(shù)資料
型號(hào)： DSP56321VL275
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 20/84頁(yè)
文件大?。?/td> 0K
描述： IC DSP 24BIT 275MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝： 126
系列： DSP56K/Symphony
類型： 定點(diǎn)
接口： 主機(jī)接口，SSI，SCI
時(shí)鐘速率： 275MHz
非易失內(nèi)存： ROM（576 B）
芯片上RAM： 576kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.60V
工作溫度： -40°C ~ 100°C
安裝類型： 表面貼裝
封裝/外殼： 196-FBGA
供應(yīng)商設(shè)備封裝： 196-MAPBGA（15x15）
包裝： 托盤
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-7
20 Delay from RD assertion to interrupt
request deassertion for level sensitive
fast interrupts1, 6, 7
(WS + 3.25)
× TC –
10.94
—
Note 7
—
Note 7
—
Note 7
—
Note 7
ns
21 Delay from WR assertion to interrupt
request deassertion for level sensitive
fast interrupts1, 6, 7
SRAM WS = 3
SRAM WS
≥ 4
(WS + 3)
× TC – 10.94
(WS + 2.5)
× TC – 10.94
—
Note 7
—
Note 7
—
Note 7
—
Note 7
ns
24 Duration for IRQA assertion to recover
from Stop state
8.0
—
8.0
—
8.0
—
8.0
—
ns
25 Delay from IRQA assertion to fetch of
first instruction (when exiting Stop)2, 3
DPLL is not active during Stop
(PCTL Bit 1 = 0) and Stop delay is
enabled (Operating Mode Register
Bit 6 = 0)
DPLL is not active during Stop
(PCTL Bit 1 = 0) and Stop delay is
not enabled (Operating Mode
Register Bit 6 = 1)
DPLL is active during Stop (PCTL
Bit 1 = 1; Implies No Stop Delay)
DPLT + (128K
× TC)
DPLT + (23.75 ± 0.5)
×
TC
(10.0
± 1.75) × TC
662.2
s
6.9
41.25
209.9
ms
188.8
58.8
662.2
s
6.9
37.5
209.9
ms
188.8
53.3
662.2
s
6.9
34.4
209.9
ms
188.8
49.0
662.2
s
6.9
30.0
209.9
ms
188.8
43.0
—
s
ns
26 Duration of level sensitive IRQA
assertion to ensure interrupt service
(when exiting Stop)2, 3
DPLL is not active during Stop
(PCTL bit 1 = 0) and Stop delay is
enabled (Operating Mode Register
Bit 6 = 0)
DPLL is not active during Stop
(PCTL bit 1 = 0) and Stop delay is
not enabled (Operating Mode
Register Bit 6 = 1)
DPLL is active during Stop ((PCTL
bit 1 = 0; implies no Stop delay)
DPLT + (128 K
× TC)
DPLT + (20.5
± 0.5) × T
C
5.5
× TC
805.4
150.1
27.5
—
805.4
150.1
25
—
805.4
150.1
22.9
—
805.4
150.1
20.0
—
s
ns
27 Interrupt Request Rate
HI08, ESSI, SCI, Timer
DMA
IRQ, NMI (edge trigger)
IRQ, NMI (level trigger)
12TC
8TC
12TC
—
60.0
40.0
60.0
—
54.6
36.4
54.6
—
50.0
33.4
50.0
—
43.7
29.2
43.7
ns
28 DMA Request Rate
Data read from HI08, ESSI, SCI
Data write to HI08, ESSI, SCI
Timer
IRQ, NMI (edge trigger)
6TC
7TC
2TC
3TC
—
30.0
35.0
10.0
15.0
—
27.3
31.9
9.1
13.7
—
25.0
29.2
8.3
12.5
—
21.84
25.48
7.28
10.92
ns
29 Delay from IRQA, IRQB, IRQC, IRQD,
NMI assertion to external memory
(DMA source) access address out
valid
4.25
× TC + 2.0
23.25
—
21.34
—
19.72
—
17.45
—
ns
Table 2-7.
Reset, Stop, Mode Select, and Interrupt Timing5
(CONTINUED)
No.
Characteristics
Expression
200 MHz
220 MHz
240 MHz
275 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
HCM03DSUN CONN EDGECARD 6POS .156 DIP SLD
GMA50DRST-S288 CONN EDGECARD 100POS .125 EXTEND
ABM36DRST-S288 CONN EDGECARD EXTEND 72POS .156
ACM28DTAH-S189 CONN EDGECARD 56POS R/A .156 SLD
DSP56321VL240 IC DSP 24BIT 240MHZ 196-MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*