The tim" />
參數(shù)資料
型號: DSP56321VL275
廠商: Freescale Semiconductor
文件頁數(shù): 16/84頁
文件大小: 0K
描述: IC DSP 24BIT 275MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝: 126
系列: DSP56K/Symphony
類型: 定點
接口: 主機接口,SSI,SCI
時鐘速率: 275MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-FBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-3
2.4 AC Electrical Characteristics
The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.3 V
and a VIH minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Notes 7
and 9 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in
production with respect to the 50 percent point of the respective input signal’s transition. DSP56321 output levels
are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively.
Note:
Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 16
MHz and rated speed with the DPLL enabled.
2.4.1
Internal Clocks
Internal supply current:
In Normal mode3
— at 200 MHz
— at 220 MHz
— at 240 MHz
— at 275 MHz
In Wait mode
4
In Stop mode5
ICCI
ICCW
ICCS
190
200
210
235
25
15
mA
Input capacitance
6
CIN
10
pF
Notes:
1.
Power-up sequence: During power-up, and throughout the DSP56321 operation, VCCQH voltage must always be higher or
equal to VCCQL voltage.
2.
Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.
3.
Section 4.3 provides a formula to compute the estimated current requirements in Normal mode. To obtain these results, all
inputs must be terminated (that is, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see
Appendix A). The power consumption numbers in this specification are 90 percent of the measured results of this benchmark.
This reflects typical DSP applications.
4.
To obtain these results, all inputs must be terminated (that is, not allowed to float).
5.
To obtain these results, all inputs not disconnected at Stop mode must be terminated (that is, not allowed to float), and the
DPLL and on-chip crystal oscillator must be disabled.
6.
Periodically sampled and not 100 percent tested.
7.
VCCQH = 3.3 V ± 0.3 V, VCQLC = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF
8.
This characteristic does not apply to XTAL.
9.
Driving EXTAL to the low VIHX or the high VILX value may cause additional power consumption (DC current). To minimize
power consumption, the minimum VIHX should be no lower than
0.9
× VCCQH and the maximum VILX should be no higher than 0.1 × VCCQH.
Table 2-4.
Internal Clocks
Characteristics
Symbol
Expression
Min
Typ
Max
Internal operating frequency
With DPLL disabled
With DPLL enabled
f
Ef/2
(Ef
× MF)/(PDF × DF)
Internal clock cycle time
With DPLL disabled
With DPLL enabled
TC
2
× ET
C
ETC × PDF × DF/MF
Internal clock high period
With DPLL disabled
With DPLL enabled
TH
0.49
× TC
ETC
0.51
× TC
Table 2-3.
DC Electrical Characteristics7
Characteristics
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
HCM03DSUN CONN EDGECARD 6POS .156 DIP SLD
GMA50DRST-S288 CONN EDGECARD 100POS .125 EXTEND
ABM36DRST-S288 CONN EDGECARD EXTEND 72POS .156
ACM28DTAH-S189 CONN EDGECARD 56POS R/A .156 SLD
DSP56321VL240 IC DSP 24BIT 240MHZ 196-MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1