- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗3767 > DS4550E+T&R (Maxim Integrated Products)IC I/O EXPANDER I2C 9B 20TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | DS4550E+T&R |
| 寤犲晢锛� | Maxim Integrated Products |
| 鏂囦欢闋佹暩(sh霉)锛� | 6/18闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC I/O EXPANDER I2C 9B 20TSSOP |
| 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 妯欐簴鍖呰锛� | 2,500 |
| 鎺ュ彛锛� | I²C锛孞TAG |
| 杓稿叆/杓稿嚭鏁�(sh霉)锛� | 9 |
| 涓柗杓稿嚭锛� | 鐒� |
| 闋荤巼 - 鏅傞悩锛� | 400kHz |
| 闆绘簮闆诲锛� | 2.7 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 20-TSSOP锛�0.173"锛�4.40mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 20-TSSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 鍖呮嫭锛� | EEPROM |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�鐣跺墠绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�
DS4550
I2C and JTAG Nonvolatile 9-Bit I/O
Expander Plus Memory
14
____________________________________________________________________
Table 5. EEPROM Write Cycle
STEP
TAP STATE
COMMENTS
Select-IR-Scan
Capture-IR
Shift-IR (4 x TCK)
The 4-bit instruction is shifted in through TDI.
Exit1-IR
Select
Address
Register
Update-IR
Select-DR-Scan
Capture-DR
No-op.
Shift-DR (8 x TCK)
The 8-bit address is shifted in through TDI.
Exit1-DR
Load
EEPROM
Address
Update-DR
The shifted 8-bit Address Register data is output latched.
Select-IR-Scan
Capture-IR
Shift-IR (4 x TCK)
The 4-bit instruction is shifted in through TDI.
Exit1-IR
Select
Write
Register
Update-IR
Select-DR-Scan
Capture-DR
No-op.
Shift-DR (8 x TCK)
The 8-bit data is shifted in through TDI.
Exit1-DR
Write
EEPROM
Data
Update-DR
The shifted 8-bit EEPROM Write Register data is output latched and written to the
EEPROM.
I2C Serial Interface Description
I2C Definitions
The following terminology is commonly used to
describe I2C data transfers.
Master Device: The master device controls the slave
devices on the bus. The master device generates SCL
clock pulses, start and stop conditions.
Slave Devices: Slave devices send and receive data
at the master鈥檚 request.
Bus Idle or Not Busy: Time between stop and start
conditions when both SDA and SCL are inactive and in
their logic high states. When the bus is idle it often initi-
ates a low-power mode for slave devices.
Start Condition: A start condition is generated by the
master to initiate a new data transfer with a slave.
Transitioning SDA from high to low while SCL remains
high generates a start condition. See the timing dia-
gram for applicable timing.
Stop Condition: A stop condition is generated by the
master to end a data transfer with a slave. Transitioning
SDA from low to high while SCL remains high gener-
ates a stop condition. See the timing diagram for
applicable timing.
Repeated Start Condition: The master can use a
repeated start condition at the end of one data transfer to
indicate that it will immediately initiate a new data trans-
fer following the current one. Repeated starts are com-
monly used during read operations to identify a specific
memory address to begin a data transfer. A repeated
start condition is issued identically to a normal start con-
dition. See the timing diagram for applicable timing.
Bit Write: Transitions of SDA must occur during the low
state of SCL. The data on SDA must remain valid and
unchanged during the entire high pulse of SCL plus the
setup and hold-time requirements (see Figure 5). Data is
shifted into the device during the rising edge of the SCL.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MAX7318AAG+ | IC I/O EXPANDER I2C 16B 24SSOP |
| MAX7312AUG+ | IC I/O EXPANDER I2C 16B 24TSSOP |
| MAX7319ATE+T | IC I/O EXPANDER I2C 8B 16TQFN-EP |
| MAX7322AEE+T | IC I/O EXPANDER I2C 4B 16QSOP |
| MAX7321AEE+T | IC I/O EXPANDER I2C 8B 16QSOP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| DS456 | 鍒堕€犲晢:Miyama Electric 鍔熻兘鎻忚堪: |
| DS4560 | 鍒堕€犲晢:MAXIM 鍒堕€犲晢鍏ㄧū:Maxim Integrated Products 鍔熻兘鎻忚堪:12V Hot-Plug Switch |
| DS4560LS-AR+ | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
| DS4560LS-AR+T | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
| DS4560LS-LO+ | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
