- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗3767 > DS4550E+T&R (Maxim Integrated Products)IC I/O EXPANDER I2C 9B 20TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | DS4550E+T&R |
| 寤犲晢锛� | Maxim Integrated Products |
| 鏂囦欢闋佹暩(sh霉)锛� | 5/18闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC I/O EXPANDER I2C 9B 20TSSOP |
| 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 2,500 |
| 鎺ュ彛锛� | I²C锛孞TAG |
| 杓稿叆/杓稿嚭鏁�(sh霉)锛� | 9 |
| 涓柗杓稿嚭锛� | 鐒� |
| 闋荤巼 - 鏅傞悩锛� | 400kHz |
| 闆绘簮闆诲锛� | 2.7 V ~ 5.5 V |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 20-TSSOP锛�0.173"锛�4.40mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 20-TSSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 鍖呮嫭锛� | EEPROM |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�鐣�(d膩ng)鍓嶇5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�
DS4550
I2C and JTAG Nonvolatile 9-Bit I/O
Expander Plus Memory
____________________________________________________________________
13
Table 3. Boundary Scan Control Bits [33 Bits]
CELL
NUMBER
NAME
TYPE
32
A2 input
Input Observe Only
31
A1 input
Input Observe Only
30
A0 input
Input Observe Only
29
SCL input
Input Observe Only
28
SDA input
Input Observe Only
27
SDA output
Output
26
IO8 pubout
Output
25
IO8 pdbout
Output
24
IO8 input
Input Observe Only
23
IO7 pubout
Output
22
IO7 pdbout
Output
21
IO7 input
Input Observe Only
20
IO6 pubout
Output
19
IO6 pdbout
Output
18
IO6 input
Input Observe Only
17
IO5 pubout
Output
16
IO5 pdbout
Output
Table 4. EEPROM Read Cycle
STEP
TAP STATE
COMMENTS
Select-IR-Scan
Capture-IR
Shift-IR (4 x TCK)
The 4-bit instruction is shifted in through TDI.
Exit1-IR
Select
Address
Register
Update-IR
Select-DR-Scan
Capture-DR
No-op.
Shift-DR (8 x TCK)
The 8-bit address is shifted in through TDI.
Exit1-DR
Load
EEPROM
Address
Update-DR
The shifted 8-bit Address Register data is output latched.
Select-IR-Scan
Capture-IR
Shift-IR (4 x TCK)
The 4-bit instruction is shifted in through TDI.
Exit1-IR
Select
Read
Register
Update-IR
Select-DR-Scan
Capture-DR
The 8-bit EEPROM data is loaded into the EEPROM Read Register.
Shift-DR (8 x TCK)
The 8-bit data is shifted out through TDO.
Exit1-DR
Read
EEPROM
Data
Update-DR
No-op.
CELL
NUMBER
NAME
TYPE
15
IO5 input
Input Observe Only
14
IO4 pubout
Output
13
IO4 pdbout
Output
12
IO4 input
Input Observe Only
11
IO3 pubout
Output
10
IO3 pdbout
Output
9
IO3 input
Input Observe Only
8
IO2 pubout
Output
7
IO2 pdbout
Output
6
IO2 input
Input Observe Only
5
IO1 pubout
Output
4
IO1 pdbout
Output
3
IO1 input
Input Observe Only
2
IO0 pubout
Output
1
IO0 pdbout
Output
0
IO0 input
Input Observe Only
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| MAX7318AAG+ | IC I/O EXPANDER I2C 16B 24SSOP |
| MAX7312AUG+ | IC I/O EXPANDER I2C 16B 24TSSOP |
| MAX7319ATE+T | IC I/O EXPANDER I2C 8B 16TQFN-EP |
| MAX7322AEE+T | IC I/O EXPANDER I2C 4B 16QSOP |
| MAX7321AEE+T | IC I/O EXPANDER I2C 8B 16QSOP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| DS456 | 鍒堕€犲晢:Miyama Electric 鍔熻兘鎻忚堪: |
| DS4560 | 鍒堕€犲晢:MAXIM 鍒堕€犲晢鍏ㄧū:Maxim Integrated Products 鍔熻兘鎻忚堪:12V Hot-Plug Switch |
| DS4560LS-AR+ | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
| DS4560LS-AR+T | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
| DS4560LS-LO+ | 鍔熻兘鎻忚堪:鐔辨彃鎷斿姛鐜囧垎甯� RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Controllers & Switches 闆绘祦闄愬埗: 闆绘簮闆诲-鏈€澶�:7 V 闆绘簮闆诲-鏈€灏�:- 0.3 V 宸ヤ綔婧害鑼冨湇: 鍔熺巼鑰楁暎: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:MSOP-8 灏佽:Tube |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
