(VDD
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� DS3183N
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋佹暩(sh霉)锛� 332/400闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC TRPL ATM/PACKET PHY 400-PBGA
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯欐簴鍖呰锛� 1
椤炲瀷锛� 瑾�(di脿o)骞€鍣�
鎳�(y墨ng)鐢細 鏁�(sh霉)鎿�(j霉)鍌宠几
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 400-BBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 400-PBGA锛�27x27锛�
鍖呰锛� 绠′欢
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�绗�158闋�绗�159闋�绗�160闋�绗�161闋�绗�162闋�绗�163闋�绗�164闋�绗�165闋�绗�166闋�绗�167闋�绗�168闋�绗�169闋�绗�170闋�绗�171闋�绗�172闋�绗�173闋�绗�174闋�绗�175闋�绗�176闋�绗�177闋�绗�178闋�绗�179闋�绗�180闋�绗�181闋�绗�182闋�绗�183闋�绗�184闋�绗�185闋�绗�186闋�绗�187闋�绗�188闋�绗�189闋�绗�190闋�绗�191闋�绗�192闋�绗�193闋�绗�194闋�绗�195闋�绗�196闋�绗�197闋�绗�198闋�绗�199闋�绗�200闋�绗�201闋�绗�202闋�绗�203闋�绗�204闋�绗�205闋�绗�206闋�绗�207闋�绗�208闋�绗�209闋�绗�210闋�绗�211闋�绗�212闋�绗�213闋�绗�214闋�绗�215闋�绗�216闋�绗�217闋�绗�218闋�绗�219闋�绗�220闋�绗�221闋�绗�222闋�绗�223闋�绗�224闋�绗�225闋�绗�226闋�绗�227闋�绗�228闋�绗�229闋�绗�230闋�绗�231闋�绗�232闋�绗�233闋�绗�234闋�绗�235闋�绗�236闋�绗�237闋�绗�238闋�绗�239闋�绗�240闋�绗�241闋�绗�242闋�绗�243闋�绗�244闋�绗�245闋�绗�246闋�绗�247闋�绗�248闋�绗�249闋�绗�250闋�绗�251闋�绗�252闋�绗�253闋�绗�254闋�绗�255闋�绗�256闋�绗�257闋�绗�258闋�绗�259闋�绗�260闋�绗�261闋�绗�262闋�绗�263闋�绗�264闋�绗�265闋�绗�266闋�绗�267闋�绗�268闋�绗�269闋�绗�270闋�绗�271闋�绗�272闋�绗�273闋�绗�274闋�绗�275闋�绗�276闋�绗�277闋�绗�278闋�绗�279闋�绗�280闋�绗�281闋�绗�282闋�绗�283闋�绗�284闋�绗�285闋�绗�286闋�绗�287闋�绗�288闋�绗�289闋�绗�290闋�绗�291闋�绗�292闋�绗�293闋�绗�294闋�绗�295闋�绗�296闋�绗�297闋�绗�298闋�绗�299闋�绗�300闋�绗�301闋�绗�302闋�绗�303闋�绗�304闋�绗�305闋�绗�306闋�绗�307闋�绗�308闋�绗�309闋�绗�310闋�绗�311闋�绗�312闋�绗�313闋�绗�314闋�绗�315闋�绗�316闋�绗�317闋�绗�318闋�绗�319闋�绗�320闋�绗�321闋�绗�322闋�绗�323闋�绗�324闋�绗�325闋�绗�326闋�绗�327闋�绗�328闋�绗�329闋�绗�330闋�绗�331闋�鐣跺墠绗�332闋�绗�333闋�绗�334闋�绗�335闋�绗�336闋�绗�337闋�绗�338闋�绗�339闋�绗�340闋�绗�341闋�绗�342闋�绗�343闋�绗�344闋�绗�345闋�绗�346闋�绗�347闋�绗�348闋�绗�349闋�绗�350闋�绗�351闋�绗�352闋�绗�353闋�绗�354闋�绗�355闋�绗�356闋�绗�357闋�绗�358闋�绗�359闋�绗�360闋�绗�361闋�绗�362闋�绗�363闋�绗�364闋�绗�365闋�绗�366闋�绗�367闋�绗�368闋�绗�369闋�绗�370闋�绗�371闋�绗�372闋�绗�373闋�绗�374闋�绗�375闋�绗�376闋�绗�377闋�绗�378闋�绗�379闋�绗�380闋�绗�381闋�绗�382闋�绗�383闋�绗�384闋�绗�385闋�绗�386闋�绗�387闋�绗�388闋�绗�389闋�绗�390闋�绗�391闋�绗�392闋�绗�393闋�绗�394闋�绗�395闋�绗�396闋�绗�397闋�绗�398闋�绗�399闋�绗�400闋�
DS3181/DS3182/DS3183/DS3184
398
Table 18-14. Receiver Input Characteristics鈥擡3 Mode
(VDD = 3.3V 卤5%, TA = -40掳C to +85掳C.)
PARAMETER
MIN
TYP
MAX
UNITS
Receive Sensitivity (Length of Cable)
900
1200
ft
Signal-to-Noise Ratio, Interfering Signal Test (Notes 1, 2)
12
Input Pulse Amplitude, RMON = 0 (Notes 2, 3)
1300
mVpk
Input Pulse Amplitude, RMON = 1 (Notes 2, 3)
260
mVpk
Analog LOS Declare, RMON = 0 (Note 4)
-24
-28
dB
Analog LOS Clear, RMON = 0 (Note 4)
-16
-17
dB
Analog LOS Declare, RMON = 1 (Note 4)
-38
dB
Analog LOS Clear, RMON = 1 (Note 4)
-29
dB
Intrinsic Jitter Generation (Note 2)
0.03
UIP-P
Note 1:
An interfering signal (2
15 鈥� 1 PRBS for DS3/STS-1, 223 鈥� 1 PRBS for E3, B3ZS/HDB3 encoded, compliant waveshape, nominal bit
rate) is added to the wanted signal. The combined signal is passed through 0 to 900ft of coaxial cable and presented to the LIU.
This spec indicates the lowest signal-to-noise ratio that results in a bit error ratio <10
-9.
Note 2:
Not tested during production test.
Note 3:
Measured on the line side (i.e., the BNC connector side) of the 1:2 receive transformer (Figure 1-1). During measurement, incoming
data traffic is unframed 2
15 鈥� 1 PRBS for DS3/STS-1 and unframed 223 鈥� 1 PRBS for E3.
Note 4:
With respect to nominal 800mVpk signal for DS3/STS-1 and nominal 1000mVpk signal for E3.
Table 18-15. Transmitter Output Characteristics鈥擠S3 and STS-1 Modes
(VDD = 3.3V 卤5%, TA = -40掳C to +85掳C.)
PARAMETER
MIN
TYP
MAX
UNITS
DS3 Output Pulse Amplitude, TLBO = 0 (Note 5)
700
800
900
mVpk
DS3 Output Pulse Amplitude, TLBO = 1 (Note 5)
520
700
800
mVpk
CC52 Output Pulse Amplitude, TLBO = 0 (Note 5)
700
800
1100
mVpk
CC52 Output Pulse Amplitude, TLBO = 1 (Note 5)
520
700
850
mVpk
Ratio of Positive and Negative Pulse-Peak Amplitudes
0.9
1.1
DS3 Unframed All-Ones Power Level at 22.368MHz,
3kHz Bandwidth
-1.8
+5.7
dBm
DS3 Unframed All-Ones Power Level at 44.736MHz vs.
Power Level at 22.368MHz, 3kHz Bandwidth
-20
dB
Intrinsic Jitter Generation (Note 5)
0.02
0.05
UIP-P
Table 18-16. Transmitter Output Characteristics鈥擡3 Mode
(VDD = 3.3V 卤5%, TA = -40掳C to +85掳C.)
PARAMETER
MIN
TYP
MAX
UNITS
Output Pulse Amplitude (Note 5)
900
1000
1100
mVpk
Pulse Width
14.55
ns
Ratio of Positive and Negative Pulse Amplitudes
(at Centers of Pulses)
0.95
1.05
Ratio of Positive and Negative Pulse Widths
(at Nominal Half Amplitude)
0.95
1.05
Intrinsic Jitter Generation (Note 6)
0.02
0.05
UIP-P
Note 5:
Measured on the line side (i.e., the BNC connector side) of the 2:1 transmit transformer (Figure 1-1).
Note 6:
Measured with jitter-free clock applied to TCLK and a bandpass jitter filter with 10Hz and 800kHz cutoff frequencies. Not tested
during production test.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ESM44DSAI CONN EDGECARD 88POS R/A .156 SLD
FMC15DRYS-S93 CONN EDGECARD 30POS .100 DIP SLD
HCC49DRAI-S734 CONN EDGECARD 98POS .100 R/A PCB
LFX200EB-03F256I IC FPGA 200K GATES 256-BGA
LFX200EB-03FN256I IC FPGA 210KGATES 256FPBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS3184 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray
DS3184+ 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray
DS3184DK 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)闁嬬櫦(f膩)宸ュ叿 RoHS:鍚� 鍒堕€犲晢:Rabbit Semiconductor 鐢�(ch菐n)鍝�:Development Kits 椤炲瀷:Ethernet to Wi-Fi Bridges 宸ュ叿鐢ㄤ簬瑭曚及:RCM6600W 鏁�(sh霉)鎿�(j霉)閫熺巼:20 Mbps, 40 Mbps 鎺ュ彛椤炲瀷:802.11 b/g, Ethernet 宸ヤ綔闆绘簮闆诲:3.3 V
DS3184N 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray
DS3184N+ 鍔熻兘鎻忚堪:缍�(w菐ng)绲�(lu貌)鎺у埗鍣ㄨ垏铏曠悊鍣� IC Quad ATM/Packet PHYs w/Built-In LIU RoHS:鍚� 鍒堕€犲晢:Micrel 鐢�(ch菐n)鍝�:Controller Area Network (CAN) 鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲�: 鏁�(sh霉)鎿�(j霉)閫熺巼: 闆绘簮闆绘祦锛堟渶澶у€硷級:595 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:PBGA-400 灏佽:Tray