- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376805 > DMC73C167 8Bit Single Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | DMC73C167 |
| 英文描述： | 8Bit Single Chip Microcontroller |
| 中文描述： | 8位單芯片微控制器 |
| 文件頁(yè)數(shù)： | 59/90頁(yè) |
| 文件大?。?/td> | 742K |
| 代理商： | DMC73C167 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
59
8Bit Single Chip Microcontroller
DMC73C167
Table 5-36. P54 0136h SADDR I2C Slave Address
Bit
R
W
7
-
-
6
5
4
3
2
1
0
Not Used
7-bit Slave Address
Bit 7
Bit 6-0
Not used.
7-bit Slave Address Register (READ/WRITE).
The Slave address register is programmable. This register must be set
with the appropriate value before the slave hardware logic is enabled,
that is before setting the ENABLE bit of SCTL.
Table 5-37. P55 0137h SDATA I2C Slave Data
Bit
R
W
7
6
5
4
3
2
1
0
Slave Receive Data
Slave Transmit Data
Bit 7-0
Slave Receive/Transmit Data (READ/WRITE).
The CPU can read or write parallel 8-bit data. During data transfer from/
to the I2C, data is shifted bit by bit. The receiving data will be read when
INT5_2F=1, after which the INT5_2F flag should be cleared. The transmitting
data will be written when INT5_2F=1, after which the INT5_2F flag should
be cleared.
5.7.2.2 Timing of Slave Mode Operations
5.7.2.2.1 Slave Receiver Mode
If the slave receives its slave address from the master, the contents of the P56 register
will be set to SEL=1/SDIR=0/GCALL=0/INT5_2F=0. If one byte of data is received,
the INT5_2F flag will be set, and the interrupt will occur. At that time the contents of
the P56 register will be set to SEL=1/SDIR=0/GCALL=0/INT5_2F=1. After that,
the INT5_2F flag will be set every time one byte of data is received.
This waveform shows the address cycle and the transfer of one byte of data during the
master transmitter mode (slave receiver mode). At the seventh SCL high, if the slave
address matches, the SEL bit will be set. At the eighth SCL high, the SDIR bit will be
set to zero, and after the eighth SCL falling, the slave will generate ACK on the SDA
line. On receipt of each byte of data from the master, the slave interrupt (INT5_2F)
is generated.
￡￡á￡￡×￡￡
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DMC73C168 | 8Bit Single Chip Microcontroller |
| DMC80C49 | CMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER |
| DMCA1CHP | TRANSISTOR | MOSFET | ARRAY | N-CHANNEL | 20V V(BR)DSS | 50MA I(D) | CHIP |
| DMCB1CHP | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 50MA I(D) | CHIP |
| DMCB2CHP | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 50MA I(D) | CHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DMC73C168 | 制造商:DAEWOO 制造商全稱:DAEWOO 功能描述:8Bit Single Chip Microcontroller |
| DMC757 | 制造商:Daniels Manufacturing Corporation (DMC) 功能描述:CONNECTOR |
| DMC-8/16-15 | 制造商:Brady Corporation 功能描述: |
| DMC-8/16-30 | 制造商:Brady Corporation 功能描述: |
| DMC80C49 | 制造商:DAEWOO 制造商全稱:DAEWOO 功能描述:CMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。