- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9000E (Electronic Theatre Controls, Inc.) ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY PDF資料下載
參數(shù)資料
| 型號： | DM9000E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY |
| 中文描述： | ISA以以太網(wǎng)MAC控制器，它集成10/100網(wǎng)卡芯片 |
| 文件頁數(shù)： | 8/54頁 |
| 文件大?。?/td> | 575K |
| 代理商： | DM9000E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
DM9000
ISA to Ethernet MAC Controller with Integrated 10/100 PHY
8
Final
Version: DM9000-DS-F02
June 26, 2002
14
RST
I
Hardware Reset Command, active high to reset the DM9000
6,7,8,9,10,
11,12,13,
89,88,87,
86,85,84,
83,82
93,94,95,
96,97,98
SD0~15
I/O
Processor Data Bus bit 0~15
SA4~9
I
Address Bus 4~9
These pins are used to select the DM9000.
When SA9 and SA8 are in high states, and SA7 and AEN are in low
states, and SA6~4 are matched with strap pins TXD2~0, the DM9000 is
selected.
Command Type
When high, the access of this command cycle is DATA port
When low, the access of this command cycle is ADDRESS port
Word Command Indication
When the access of internal memory is word or dword width, this pin will
be asserted
This pin is low active at default
Interrupt Request
This pin is high active at default, its polarity can be modified by EEPROM
setting or strap pin MDC. See the EEPROM content description for detail
Processor Data Bus bit 16~31
These pins are used as data bus bits 16~31 when the DM9000 is set to
double word mode (the straps pin EEDO is pulled high and WAKEUP is
not pull-high)
92
CMD
I
91
IO16
O
100
INT
O
56,53,52,
51,50,49,
47,46,45,
44,43,41,
40,39,38
37
57
SD16~31 (in
double word
mode)
I/O
IO32 (in double
word mode)
O
Double Word Command Indication
This pins is used as the double word command indication when the
DM9000 is set to double data word mode, and this pin will be asserted
when the access of internal memory is double word width
This pin is low active at default
Note: The pins of processor interface except SD8,SD9 and IO16 are all have a pulled down resistor about 60k ohm
internally
5.3 EEPROM Interface
64
EEDI
I
Data from EEPROM
65
EEDO
I/O
Data to EEPROM
This pin is also used as a strap pin. It combines with strap pin WAKEUP,
and it can set the data width of the internal memory access
The decoder table is the following, where the logic 1 means the strap pin
is pulled high
WAKEUP EEDO data width
0 0 16-bit
0 1 32-bit
1 0 8-bit
1 1 reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9006CJ | Gate Expander |
| DM9006CN | Gate Expander |
| DM9009CJ | Dual 4-input NAND Gate |
| DM9009CN | Dual 4-input NAND Gate |
| DM9002CN | Quad 2-input NAND Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9000E-H | 功能描述:以太網(wǎng)開發(fā)工具 ETHERNET CONTROLLER HEADER BRD 50x40mm RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| DM9000EP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 100LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:100; Interface Type:MII; Operating Temperature Min:0C;;RoHS Compliant: Yes |
| DM9000電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:型號DM9000電路圖1 |
| DM9000電路圖-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM9000電路圖-2 |
| DM9002CJ/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。